Configuring a programmable integrated circuit device to perform matrix multiplication
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/14
G06F-007/38
G06F-007/32
G06F-007/52
출원번호
US-0396739
(2009-03-03)
등록번호
US-8626815
(2014-01-07)
발명자
/ 주소
Langhammer, Martin
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
5인용 특허 :
219
초록▼
In a matrix multiplication in which each element of the resultant matrix is the dot product of a row of a first matrix and a column of a second matrix, each row and column can be broken into manageable blocks, with each block loaded in turn to compute a smaller dot product, and then the results can
In a matrix multiplication in which each element of the resultant matrix is the dot product of a row of a first matrix and a column of a second matrix, each row and column can be broken into manageable blocks, with each block loaded in turn to compute a smaller dot product, and then the results can be added together to obtain the desired row-column dot product. The earliest results for each dot product are saved for a number of clock cycles equal to the number of portions into which each row or column is divided. The results are then added to provide an element of the resultant matrix. To avoid repeated loading and unloading of the same data, all multiplications involving a particular row-block can be performed upon loading that row-block, with the results cached until other multiplications for the resultant elements that use the cached results are complete.
대표청구항▼
1. A method of configuring a programmable integrated circuit device to perform multiplication of a first multiplicand matrix by a second multiplicand matrix to form a resultant matrix, wherein said first multiplicand matrix has a first number of rows and a second number of columns, said second multi
1. A method of configuring a programmable integrated circuit device to perform multiplication of a first multiplicand matrix by a second multiplicand matrix to form a resultant matrix, wherein said first multiplicand matrix has a first number of rows and a second number of columns, said second multiplicand matrix has said second number of rows and a third number of columns, and said resultant matrix has a number of elements equal to a product of said first and third numbers, said method comprising: configuring logic of said programmable integrated circuit device as a fourth number of multipliers, wherein said fourth number is one-Nth of said second number;configuring logic of said programmable integrated circuit device to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks, and to use said fourth number of multipliers to form a respective dot-product of each of said row-blocks with a respective one of said column-blocks to form N partial dot products of each respective row of said first multiplicand matrix and a corresponding respective column of said second multiplicand matrix, wherein:each said row-block comprises more than one element of said respective row and fewer than all elements of said respective row, and each said column-block comprises more than one element of said respective column and fewer than all elements of said respective column, andall respective ones of said partial dot products involving each respective one of said row-blocks and all of said column-blocks being formed before forming any partial dot product involving any other one of said row-blocks;configuring logic of said programmable integrated circuit device to save each of said N partial dot products until all of said N partial dot products have been computed; andconfiguring logic of said programmable integrated circuit device to add said N partial dot products to provide an element of said resultant matrix corresponding to said respective row of said first multiplicand matrix and said corresponding respective column of said second multiplicand matrix. 2. The method of claim 1 wherein said configuring said logic of said programmable integrated circuit device to save each of said N partial dot products comprises configuring said logic of said programmable integrated circuit device as at least one cache memory. 3. The method of claim 2 wherein said configuring said logic of said programmable integrated circuit device as at least one cache memory comprises configuring said logic of said programmable integrated circuit device as N cache memories for each dimension of said resultant matrix. 4. The method of claim 1 wherein: said configuring logic of said programmable integrated circuit device to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks comprises configuring a first N random access memory blocks to store said row-blocks and a second N random access memory blocks to store said column-blocks; andbandwidth of each said multiplier exceeds bandwidth of said memory blocks in at least one of said first N random access memory blocks and said second N random access memory blocks; said method further comprising:configuring logic of said programmable integrated circuit device as a respective plurality of buffers for each of said random access memory blocks in said at least one of said first N random access memory blocks and said second N random access memory blocks, thereby enabling multiple read operations for reading data from said at least one of said first N random access memory blocks and said second N random access memory blocks for input to said multipliers. 5. The method of claim 1 wherein said configuring logic of said programmable integrated circuit device as a fourth number of multipliers comprises configuring said logic to use dedicated multipliers of said programmable integrated circuit device. 6. The method of claim 1 wherein said configuring logic of said programmable integrated circuit device to add said N partial dot products comprises configuring said logic to use dedicated adders of said programmable integrated circuit device. 7. A programmable integrated circuit device configured to perform multiplication of a first multiplicand matrix by a second multiplicand matrix to form a resultant matrix, wherein said first multiplicand matrix has a first number of rows and a second number of columns, said second multiplicand matrix has said second number of rows and a third number of columns, and said resultant matrix has a number of elements equal to a product of said first and third numbers, said programmable integrated circuit device comprising: logic configured as a fourth number of multipliers, wherein said fourth number is one-Nth of said second number;logic configured to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks, and to use said fourth number of multipliers to form a respective dot-product of each of said row-blocks with a respective one of said column-blocks to form N partial dot products of each respective row of said first multiplicand matrix and a corresponding respective column of said second multiplicand matrix, wherein:each said row-block comprises more than one element of said respective row and fewer than all elements of said respective row, and each said column-block comprises more than one element of said respective column and fewer than all elements of said respective column, andsaid logic configured to use said fourth number of multipliers is configured to form all respective ones of said partial dot products involving each respective one of said row-blocks and all of said column-blocks, before forming any partial dot product involving any other one of said row-blocks;logic configured to save each of said N partial dot products until all of said N partial dot products have been computed; andlogic configured to add said N partial dot products to provide an element of said resultant matrix corresponding to said respective row of said first multiplicand matrix and said corresponding respective column of said second multiplicand matrix. 8. The configured programmable integrated circuit device of claim 7 wherein said logic configured to save each of said N partial dot products comprises logic configured as at least one cache memory. 9. The configured programmable integrated circuit device of claim 8 wherein said logic configured as at least one cache memory comprises logic configured as N cache memories for each dimension of said resultant matrix. 10. The configured programmable integrated circuit device of claim 7 wherein: said logic configured to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks comprises a first N random access memory blocks configured to store said row-blocks and a second N random access memory blocks configured to store said column-blocks; andbandwidth of each said multiplier exceeds bandwidth of said memory blocks in at least one of said first N random access memory blocks and said second N random access memory blocks; said configured programmable integrated circuit device further comprising:logic configured as a respective plurality of buffers for each of said random access memory blocks in said at least one of said first N random access memory blocks and said second N random access memory blocks, thereby enabling multiple read operations for reading data from said at least one of said first N random access memory blocks and said second N random access memory blocks for input to said multipliers. 11. The configured programmable integrated circuit device of claim 10 wherein said logic configured as a respective plurality of buffers comprises a plurality of registers. 12. The configured programmable integrated circuit device of claim 7 wherein said logic configured as a fourth number of multipliers comprises logic configured to use dedicated multipliers of said programmable integrated circuit device. 13. The configured programmable integrated circuit device of claim 7 wherein said logic configured to add said N partial dot products comprises logic configured to use dedicated adders of said programmable integrated circuit device. 14. A non-transitory machine-readable data storage medium encoded with machine-executable instructions for configuring a programmable integrated circuit device to execute a method of configuring a programmable integrated circuit device to perform multiplication of a first multiplicand matrix by a second multiplicand matrix to form a resultant matrix, wherein said first multiplicand matrix has a first number of rows and a second number of columns, said second multiplicand matrix has said second number of rows and a third number of columns, and said resultant matrix has a number of elements equal to a product of said first and third numbers, said instructions comprising: instructions to configure logic of said programmable integrated circuit device as a fourth number of multipliers, wherein said fourth number is one-Nth of said second number;instructions to configure logic of said programmable integrated circuit device to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks, and to use said fourth number of multipliers to form a respective dot-product of each of said row-blocks with a respective one of said column-blocks to form N partial dot products of each respective row of said first multiplicand matrix and a corresponding respective column of said second multiplicand matrix, wherein:each said row-block comprises more than one element of said respective row and fewer than all elements of said respective row, and each said column-block comprises more than one element of said respective column and fewer than all elements of said respective column, andsaid instructions to configure said logic of said programmable integrated circuit device to use said fourth number of multipliers comprise instructions to configure said logic of said programmable integrated circuit device to form all respective ones of said partial dot products involving each respective one of said row-blocks and all of said column-blocks, before forming any partial dot product involving any other one of said row-blocks;instructions to configure logic of said programmable integrated circuit device to save each of said N partial dot products until all of said N partial dot products have been computed; andinstructions to configure logic of said programmable integrated circuit device to add said N partial dot products to provide an element of said resultant matrix corresponding to said respective row of said first multiplicand matrix and said corresponding respective column of said second multiplicand matrix. 15. The non-transitory machine-readable data storage medium of claim 14 wherein said instructions to configure said logic of said programmable integrated circuit device to save each of said N partial dot products comprises instructions to configure said logic of said programmable integrated circuit device as at least one cache memory. 16. The non-transitory machine-readable data storage medium of claim 15 wherein said instructions to configure said logic of said programmable integrated circuit device as at least one cache memory comprises instructions to configure said logic of said programmable integrated circuit device as N cache memories for each dimension of said resultant matrix. 17. The non-transitory machine-readable data storage medium of claim 14 wherein: said instructions to configure logic of said programmable integrated circuit device to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks comprises instructions to configure a first N random access memory blocks to store said row-blocks and a second N random access memory blocks to store said column-blocks; bandwidth of each said multiplier exceeds bandwidth of each said cache memory; andsaid instructions further comprise instructions to configure logic of said programmable integrated circuit device as a respective plurality of buffers for each of said cache memories for at least one dimension of said resultant matrix, thereby enabling multiple read operations for reading data from said cache memories for input to said multipliers. 18. The non-transitory machine-readable data storage medium of claim 14 wherein said instructions to configure logic of said programmable integrated circuit device as a fourth number of multipliers comprises instructions to 5 configure said logic to use dedicated multipliers of said programmable integrated circuit device. 19. The non-transitory machine-readable data storage medium of claim 14 wherein said instructions to configure logic of said programmable integrated circuit device to add said N partial dot products comprises instructions to configure said logic to use dedicated adders of said programmable integrated circuit device. 20. Circuitry for performing multiplication of a first multiplicand matrix by a second multiplicand matrix to form a resultant matrix, wherein said first multiplicand matrix has a first number of rows and a second number of columns, said second multiplicand matrix has said second number of rows and a third number of columns, and said resultant matrix has a number of elements equal to a product of said first and third numbers, said circuitry comprising: a fourth number of multipliers, wherein said fourth number is one-Nth of said second number;logic configured to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks, and to use said fourth number of multipliers to form a respective dot-product of each of said row-blocks with a respective one of said column-blocks to form N partial dot products of each respective row of said first multiplicand matrix and a corresponding respective column of said second multiplicand matrix, wherein:each said row-block comprises more than one element of said respective row and fewer than all elements of said respective row, and each said column-block comprises more than one element of said respective column and fewer than all elements of said respective column, andsaid logic configured to use said fourth number of multipliers is configured to form all respective ones of said partial dot products involving each respective one of said row-blocks and all of said column-blocks, before forming any partial dot product involving any other one of said row-blocks;memory for saving each of said N partial dot products until all of said N partial dot products have been computed; andcircuitry for adding said N partial dot products to provide an element of said resultant matrix corresponding to said respective row of said first multiplicand matrix and said corresponding respective column of said second multiplicand matrix. 21. The circuitry of claim 20 wherein said memory comprises at least one cache memory. 22. The circuitry of claim 21 wherein said memory comprises N cache memories for each dimension of said resultant matrix. 23. The circuitry of claim 20 wherein: said logic configured to break down each respective row of said first multiplicand matrix into N row-blocks and to break down each respective column of said second multiplicand matrix into N column-blocks comprises a first N random access memory blocks configured to store said row-blocks and a second N random access memory blocks configured to store said column-blocks; andbandwidth of each said multiplier exceeds bandwidth of each said cache memory; said circuitry further comprising:a respective plurality of buffers for each of said random access memory blocks in said at least one of said first N random access memory blocks and said second N random access memory blocks, thereby enabling multiple read operations for reading data from said at least one of said first N random access memory blocks and said second N random access memory blocks for input to said multipliers. 24. The circuitry of claim 23 wherein each said plurality of buffers comprises a plurality of registers. 25. The circuitry of claim 20 comprising a plurality of dynamically selectable cache memories, wherein N of said plurality of cache memories are dynamically configurable as said memory.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (219)
Hogenauer, Eugene B., Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Jekel Richard N. (La Mesa CA), Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing.
Doddington George D. (McLean VA) Pawate Basavaraj (Dallas TX) Mahant-Shetti Shivaling (Richardson TX) Smith Derek (Lafayette LA), Apparatus, system and methods for distributed signal processing.
Pawate Basavaraj (Dallas TX) Doddington George (McLean VA) Mahant-Shetti Shivaling S. (Richardson TX) Smith Derek (Lafayette LA), Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit.
Balmer Keith (Bedford GB2) Ing-Simmons Nicholas (Huntingdon GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX) Read Christopher J. (Houston TX) Polan, Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section.
Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
Gomola John W. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Jones F. David (Pittsburgh PA) Wallace Frank E. (Irwin PA) Marano Ross T. (Murrysville PA), Combined file and directory system for a process control digital computer system.
Phillips William C. ; Pascale Michael V. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Weigand Benjamin F. ; Dirndorfer Walter M. ; Prill Robert S. ; Siegel Arnold B. ; Nogay Richard H., Common receive module for a programmable digital radio.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
Ramamurthy Srinivas ; Berger Neal ; Fahey ; Jr. James,FRX ; Gongwer Geoffrey S. ; Saiki William J. ; Tam Eugene Jinglun, Configuration control in a programmable logic device using non-volatile elements.
Weng Chia-Shiann (Austin TX) Kuenast Walter U. (Austin TX) Anderson Donald C. (Austin TX) Curtis Peter C. (Austin TX) Greene Richard L. (Austin TX), DSP co-processor for use on an integrated circuit that performs multiple communication tasks.
Ehlig Peter N. (Houston TX) Boutaud Frederic (Roquefort les Pins FRX) Hollander James F. (Dallas TX), Data processor with sets of two registers where both registers receive identical information and when context changes in.
Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Furtek Frederick (Menlo Park CA), Diagonal wiring between abutting logic cells in a configurable logic array.
Gomola John W. (Pittsburgh PA) Giras Theodore C. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Putman Richard E. (Pittsburgh PA) Gilbreath Rodney E. (Pittsburgh PA) Deliyannides John S. (Wilmington, Digital computer monitored and/or operated system or process which is structured for operation with an improved automati.
Brueckmann Dieter (Meerbusch DEX) Preuss Walfried (Hoehenkirchen-Siegertsb DEX), Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based o.
Adrian Andrew A. (Melrose MA) Danielson Michael S. (Wrentham MA) Meyers David B. (Walpole MA) Spiegel Leo (Sharon MA), Digital signal processing for linearization of small input signals to a tri-state power switch.
Phillips William C. ; Hilterbrick Charles L. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Pascale Michael V. ; Prill Robert S., Digitally programmable multifunction radio system architecture.
Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
Lloyd C. Cox ; Gary A. Gramlich ; Robert M. Baker ; Stephen Freeman ; Brian P. Neary ; Cynthia R. Krzemien ; Jordan A. Krim ; Luis R. Nunez, General purpose filter.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valerity B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ;, Hexagonal sense cell architecture.
Ku Walter H. (La Jolla CA) Linderman Richard W. (Dayton OH) Chau Paul M. (Ithaca NY) Reusens Peter P. (Destel Bergin BEX), High performance signal processor.
Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
Hsieh ; deceased Hung-Cheng (late of Sunnyvale CA) Carter ; administrator by William S. (Santa Clara CA) Erickson Charles R. (Fremont CA) Cheung Edmond Y. (San Jose CA), Logic structure and circuit for fast carry.
Hsieh Hung-Cheng (583 Loch Lomond Ct. Sunnyvale CA 94087) Carter William S. (3024 Aspen Dr. Santa Clara CA 95051) Erickson Charles S. (3412 Atwater Ct. Fremont CA 94536) Cheung Edmond Y. (1302 Shelby, Logic structure and circuit for fast carry.
Tobias David F., Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic.
Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Logic system of logic networks with programmable selected functions and programmable operational controls.
Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
Gustavson,Fred Gehrung; Gunnels,John A.; Sexton,James C., Method and structure for producing high performance linear algebra routines using register block data format routines.
Harrison David A. (Cupertino CA) Silver Joshua M. (Sunnyvale CA) Soe Soren T. (San Jose CA), Method for programming complex PLD having more than one function block type.
Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Kolze Paige A. ; Chan Andrew K. ; Apland James A., Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller customized function call method, system and apparatus.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller method, system and apparatus.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
Lane Christopher F. ; Reddy Srinivas T. ; Cliff Richard G. ; Zaveri Ketan H. ; Pedersen Bruce B. ; Veenstra Kerry, Programmable logic device circuitry for improving multiplier speed and/or efficiency.
Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., System for distributing clocks using a delay lock loop in a programmable logic circuit.
Guttag Karl M. (Missouri City TX) Simpson Richard (Bedford GB2) Walsh Brendan (Bedford GB2), Three input arithmetic logic unit forming mixed arithmetic and boolean combinations.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator and mask generator.
Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Gove Robert J. (Plano TX) Read Christopher J. (Houston TX) Golston Jeremiah E. (Sugar Land TX) Poland Sydney W. (Katy TX) Ing-Simmons Nich, Three input arithmetic logic unit with mask generator.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with shifter.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Philip,GBX, Three input arithmetic logic unit with shifter and/or mask generator.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.