Partitioning a flash memory data storage device
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-012/00
G06F-012/02
출원번호
US-0537741
(2009-08-07)
등록번호
US-8639871
(2014-01-28)
발명자
/ 주소
Borchers, Albert T.
Swing, Andrew T.
Sprinkle, Robert S.
출원인 / 주소
Google Inc.
대리인 / 주소
Brake Hughes Bellermann LLP
인용정보
피인용 횟수 :
7인용 특허 :
69
초록▼
A method of partitioning a data storage device that has a plurality of memory chips includes determining a number memory chips in the data storage device, defining, via a host coupled to the data storage device, a first partition of the data storage device, where the first partition includes a first
A method of partitioning a data storage device that has a plurality of memory chips includes determining a number memory chips in the data storage device, defining, via a host coupled to the data storage device, a first partition of the data storage device, where the first partition includes a first subset of the plurality of memory chips, defining a second partition of the data storage device via the host where the second partition includes a second subset of the plurality of memory chips, such that the first subset does not include any memory chips of the second subset and wherein the second subset does not include any memory chips of the first subset.
대표청구항▼
1. A method of partitioning a data storage device, wherein the device includes a plurality of memory chips, the method comprising: determining a number of memory chips in the data storage device, wherein a first portion of the plurality of memory chips is implemented in a first memory channel and a
1. A method of partitioning a data storage device, wherein the device includes a plurality of memory chips, the method comprising: determining a number of memory chips in the data storage device, wherein a first portion of the plurality of memory chips is implemented in a first memory channel and a second portion of the plurality of memory chips is implemented in a second memory channel;defining, via a host coupled to the data storage device, a first partition of the data storage device, wherein the first partition includes a first subset of the plurality of memory chips; anddefining a second partition of the data storage device via the host coupled to the data storage device, wherein the second partition includes a second subset of the plurality of memory chips,wherein: the first subset includes one or more memory chips of the first memory channel and one or more memory chips of the second memory channel;the first subset does not include any memory chips of the second subset;the second subset does not include any memory chips of the first subset;the first partition and the second partition implement different data storage areas in the data storage device; anda boundary between the first partition and second partition is defined by the first subset of memory chips and the second subset of memory chips. 2. The method of claim 1, further comprising writing data to the first partition while reading data from the second partition. 3. The method of claim 1, wherein determining the number of memory chips in the data storage device includes transmitting information from the data storage device to the host indicating the number of memory chips in the data storage device. 4. The method of claim 1, further comprising defining, in the host, an address location in the data storage device to which to write data from the host, wherein the address location specifies that the data be written to a specific one of the plurality of memory chips. 5. The method of claim 1, wherein the data storage device includes a plurality of physical channels for communication of data between the host and the plurality of memory chips, each channel being operably connected to a different plurality of the memory chips, the method further comprising: determining a number of physical channels;determining a first subset of the channels, wherein channels of the first subset of the channels are operably connected only to memory chips of the first subset of memory chips;determining a second subset of the channels, wherein channels of the second subset of the channels are operably connected only to memory chips of the second subset of memory chips; anddefining, in the host, an address location in the data storage device to which to write data from the host, wherein the address location specifies that the data be written to a specific one of the plurality of memory chips through a specific channel. 6. The method of claim 5, wherein the first partition includes memory chips that are operably connected to a single channel. 7. The method of claim 1, further comprising: re-defining, via the host coupled to the data storage device, the first partition of the data storage device to include a third subset of the plurality of memory chips,wherein the third subset is different from the first subset, andwherein the third subset does not include any memory chips of the second subset and wherein the second subset does not include any memory chips of the third subset. 8. The method of claim 7, further comprising: receiving an indication that one of the memory chips in the first subset has failed or is approaching failure,wherein re-defining the first partition includes defining the third subset as the first subset of memory chips but for the memory chip that has failed or that is approaching failure. 9. An apparatus comprising: a data storage device including a plurality of memory chips, wherein a first portion of the plurality of memory chips is implemented in a first memory channel and a second portion of the plurality of memory chips is implemented in a second memory channel;a host operably coupled to the data storage device via an interface, the host comprising: a configuration detection engine configured to detect a number of memory chips in the data storage device; anda partition engine configured to define a first partition of the data storage device, wherein the first partition includes a first subset of the plurality of memory chips and to define a second partition of the data storage device, wherein the second partition includes a second subset of the plurality of memory chips,wherein: the first subset includes one or more memory chips of the first memory channel and one or more memory chips of the second memory channel;the first subset does not include any memory chips of the second subset;the second subset does not include any memory chips of the first subset;the first partition and the second partition implement different data storage areas in the data storage device; anda boundary between the first partition and second partition is defined by the first subset of memory chips and the second subset of memory chips. 10. The apparatus of claim 9, wherein the data storage device is configured to transmit, upon receiving a command from the host, information from the data storage device to the host indicating the number of memory chips in the data storage device. 11. The apparatus of claim 9, wherein the host further comprises an address assignment engine configured to assign a memory address to data to be written to the data storage device, wherein the assigned memory address specifies that the data be written to a specific one of the plurality of memory chips. 12. The apparatus of claim 9, wherein the data storage device includes a plurality of physical channels for communication of data between the host and the plurality of memory chips, each channel being operably connected to a different plurality of the memory chips, wherein the configuration detection engine is further configured to detect the number of channels in the data storage device,wherein the partition engine is further configured to define a first subset of the channels, wherein channels of the first subset of the channels are operably connected only to memory chips of the first subset of memory chips, andwherein the partition engine is further configured to define a second subset of the channels, wherein channels of the second subset of the channels are operably connected only to memory chips of the second subset of memory chips. 13. The apparatus of claim 12, wherein the host further comprises an address assignment engine configured to assign a memory address to data to be written to the data storage device, wherein the assigned memory address specifies that the data be written to a specific one of the plurality of memory chips through a specific channel. 14. The apparatus of claim 12, wherein the first partition includes memory chips that are operably connected to a single channel. 15. The apparatus of claim 9, wherein the partition engine is further configured to re-define the first partition of the data storage device to include a third subset of the plurality of memory chips, wherein the third subset is different from the first subset, andwherein the third subset does not include any memory chips of the second subset and wherein the second subset does not include any memory chips of the third subset. 16. The apparatus of claim 15, wherein the partition engine is further configured to receive an indication that one of the memory chips in the first subset has failed or is approaching failure; and wherein re-defining the first partition to include the third subset of the plurality of memory chips includes defining the third subset as the first subset of memory chips but for the memory chip that has failed or that is approaching failure. 17. A method of partitioning a data storage device, wherein the device includes a plurality of memory chips, the method comprising: reading a physical configuration of the data storage device, including a number of memory chips in the data storage device, wherein a first portion of the plurality of memory chips is implemented in a first memory channel and a second portion of the plurality of memory chips is implemented in a second memory channel;reading a partitioning scheme for the data storage device;defining, via a host coupled to the data storage device, a first partition of the data storage device, wherein the first partition includes a first subset of the plurality of memory chips;allocating a logical to physical memory map for the first partition;defining, via the host coupled to the data storage device, a second partition of the data storage device, wherein the second partition includes a second subset of the plurality of memory chips; andallocating a logical to physical memory map for the first partition,wherein: the first subset includes one or more memory chips of the first memory channel and one or more memory chips of the second memory channel;the first subset does not include any memory chips of the second subset;the second subset does not include any memory chips of the first subset;the first partition and the second partition implement different data storage areas in the data storage device; anda boundary between the first partition and second partition is defined by the first subset of memory chips and the second subset of memory chips. 18. The method of claim 17, further comprising writing data to the first partition while reading data from the second partition. 19. The method of claim 17, wherein the data storage device includes a plurality of physical channels for communication of data between the host and the plurality of memory chips, each channel being operably connected to a different plurality of the memory chips, wherein the physical configuration of the data storage device further includes the number of memory chips in the data storage device, the method further comprising: determining a first subset of the channels, wherein channels of the first subset of the channels are operably connected only to memory chips of the first subset of memory chips;determining a second subset of the channels, wherein channels of the second subset of the channels are operably connected only to memory chips of the second subset of memory chips; anddefining, in the host, an address location in the data storage device to which to write data from the host, wherein the address location specifies that the data be written to a specific one of the plurality of memory chips through a specific channel. 20. An apparatus comprising: a data storage device including a plurality of memory chips, wherein a first portion of the plurality of memory chips is implemented in a first memory channel and a second portion of the plurality of memory chips is implemented in a second memory channel;a host operably coupled to the data storage device via an interface, the host comprising: a configuration detection engine configured to read a physical configuration of the data storage device, including a number of memory chips in the data storage device and configured to read a partitioning scheme for the data storage device; anda partition engine configured to define a first partition of the data storage device, wherein the first partition includes a first subset of the plurality of memory chips and to define a second partition of the data storage device, wherein the second partition includes a second subset of the plurality of memory chips, and configured to allocate a logical to physical memory map for the first partition and to allocate a logical to physical memory map for the second partition,wherein: the first subset includes one or more memory chips of the first memory channel and one or more memory chips of the second memory channel;the first subset does not include any memory chips of the second subset;the second subset does not include any memory chips of the first subset;the first partition and the second partition implement different data storage areas in the data storage device; anda boundary between the first partition and second partition is defined by the first subset of memory chips and the second subset of memory chips. 21. The apparatus of claim 20, wherein the data storage device is configured to transmit, upon receiving a command from the host, information from the data storage device to the host indicating the physical configuration of the data storage device. 22. The apparatus of claim 20, wherein the data storage device includes a plurality of physical channels for communication of data between the host and the plurality of memory chips, each channel being operably connected to a different plurality of the memory chips, wherein the physical configuration of the data storage device further includes a number of channels in the data storage device,wherein the partition engine is further configured to define a first subset of the channels, wherein channels of the first subset of the channels are operably connected only to memory chips of the first subset of memory chips, andwherein the partition engine is further configured to define a second subset of the channels, wherein channels of the second subset of the channels are operably connected only to memory chips of the second subset of memory chips. 23. The apparatus of claim 22, wherein the first partition includes memory chips that are operably connected to a single channel.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (69)
Iwata Shigemi (Inazawa JPX), Apparatus for controlling the opening and closing of electric doors.
Strecker William D. (Stow Harvard MA) Stewart Robert E. (Stow Harvard MA) Fuller Samuel (Harvard MA), Apparatus for transferring blocks of information from one node to a second node in a computer network.
Clark,Scott D.; Willenborg,Scott M., Command ordering among commands in multiple queues using hold-off vector generated from in-use vector and queue dependency scorecard.
Matsunami Naoto,JPX ; Kan Masayuki ; Kaneda Yasunori,JPX ; Yagisawa Ikuya,JPX ; Oeda Takashi,JPX ; Arakawa Hiroshi,JPX, Computer system with a reduced number of command end interrupts from auxiliary memory unit and method of reducing the nu.
Swing, Andrew T.; Sprinkle, Robert S.; Borchers, Albert T., Data storage device capable of recognizing and controlling multiple types of memory chips operating at different voltages.
Swing, Andrew T.; Borchers, Albert T.; Sprinkle, Robert S.; Klaus, Jason W.; Norrie, Thomas J.; Gelb, Benjamin S., Error correction for a data storage device.
Panner Bryan K. ; Hoskins Timothy Lee ; Napolitano Richard, File array communications interface for communicating between a host computer and an adapter.
Rubinson Barry L. (Colorado Springs CO) Gardner Edward A. (Colorado Springs CO) Grace William A. (Colorado Springs CO) Lary Richard F. (Colorado Springs CO) Keck Dale R. (Colorado Springs CO), Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems.
Short Robert T. ; Parchem John M. ; Cutler David N., Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events.
Wood Brian Owen, Method and computer program product for implementing multiple drag and drop operations for large objects without blocking an operating system interface.
Feeney James W. (Endicott NY) Wilhelm ; Jr. George W. (Endwell NY), Method for allowing application program in computer system to access device directly in exclusive mode by bypassing oper.
Langan John A. (Austin TX) Winter Marlan L. (Austin TX) Sibigtroth James M. (Round Rock TX), Queue system having a time-out feature and method therefor.
Satori,Kenichi; Tsutsui,Keiichi; Nakanishi,Kenichi; Bando,Hideaki; Okubo,Hideaki; Aoki,Yoshitaka; Konno,Tamaki, Storage device using interleaved memories to control power consumption.
Day, Michael Norman; Hofstee, Harm Peter; Johns, Charles Ray; Liu, Peichum Peter; Truong, Thuong Quang; Yamazaki, Takeshi, System for asynchronous DMA command completion notification wherein the DMA command comprising a tag belongs to a plurality of tag groups.
Okin, Kenneth Alan; Moussa, George; Ganapathy, Kumar; Karamcheti, Vijay; Parekh, Rajesh, Systems and apparatus with programmable memory control for heterogeneous main memory.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.