High-rate interpolation or decimation filter in integrated circuit device
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/17
G06F-017/10
출원번호
US-0535133
(2009-08-04)
등록번호
US-8650236
(2014-02-11)
발명자
/ 주소
Chou, Shin-I
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
3인용 특허 :
301
초록▼
On a device having a maximum data rate, an interpolation filter can be configured in stages, with each stage may be broken into subfilters, which divides the output into phases. The ratio of the number of subfilters or phases in the final stage to the number of subfilters or phases in the initial st
On a device having a maximum data rate, an interpolation filter can be configured in stages, with each stage may be broken into subfilters, which divides the output into phases. The ratio of the number of subfilters or phases in the final stage to the number of subfilters or phases in the initial stage is equal to the factor by which the data rate would otherwise increase. Thus for an interpolation factor of M, the output data rate can be kept the same as the input data rate by providing M subfilters, yielding M output phases each having an output rate equal to the input rate. The effective, or synthesized, output rate is M times the input rate. A decimation filter can be provided in the same way, with the effective input rate M times the output rate, even where the effective input rate would exceed the maximum data rate.
대표청구항▼
1. A FIR (Finite Impulse Response) filter structure on an integrated circuit device, for processing data samples and a set of coefficients, at an effective filter data rate that exceeds an input/output data rate by a factor, said FIR filter structure comprising: a plurality of FIR filter stages incl
1. A FIR (Finite Impulse Response) filter structure on an integrated circuit device, for processing data samples and a set of coefficients, at an effective filter data rate that exceeds an input/output data rate by a factor, said FIR filter structure comprising: a plurality of FIR filter stages including at a least an initial filter stage and a final filter stage, each of said filter stages having one or more subfilters defined by a subset of said set of coefficients, a first one of said initial and final filter stages having a number of subfilters that exceeds a number of subfilters in a second of said initial and final filter stages by said factor; wherein:each subfilter in each respective filter stage convolves input data with a respective subset of said set of coefficients; andin at least one particular stage, at least a first subfilter in said particular stage includes a plurality of decomposed filters in a first filter order representing said respective subset of said set of coefficients in a first coefficient order, and at least a second subfilter in said particular stage includes said plurality of decomposed filters in a second filter order, different from said first filter order, representing said respective subset of said set of coefficients in a second coefficient order different from said first coefficient order. 2. The filter structure of claim 1 wherein: said filter structure is an interpolation filter;said first one of said initial and final filter stages is said final filter stage;said effective filter data rate is an output rate; andsaid input/output data rate is an input data rate. 3. The filter structure of claim 1 wherein: said filter structure is a decimation filter;said first one of said initial and final filter stages is said initial filter stage;said effective filter data rate is an input rate; andsaid input/output data rate is an output data rate. 4. The FIR filter structure of claim 1 further comprising at least one intermediate filter stage. 5. The FIR filter structure of claim 1 wherein: said integrated circuit device has a maximum device data rate; andsaid effective filter data rate exceeds said maximum device data rate. 6. The filter structure of claim 1 wherein a particular one of said decomposed filters in said at least a first subfilter is delayed relative to said particular one of said decomposed filters in said at least a second subfilter. 7. A method of programmably configuring a programmable integrated circuit device, having a maximum device data rate, as a FIR (Finite Impulse Response) filter structure, for processing data samples and a set of a number of coefficients, at an effective filter data rate that exceeds an input/output data rate by a factor, said method comprising: programmably configuring logic of said programmable integrated circuit device as a plurality of FIR filter stages including at a least an initial filter stage and a final filter stage, each of said filter stages having one or more subfilters defined by a subset of said set of coefficients, a first one of said initial and final filter stages having a number of subfilters that exceeds a number of subfilters in a second of said initial and final filter stages by said factor;programmably configuring each subfilter in each respective filter stage to convolve input data with a respective subset of said set of coefficients; andprogrammably configuring, in at least one particular stage, at least a first subfilter in said particular stage to include a plurality of decomposed filters in a first filter order representing said respective subset of said set of coefficients in a first coefficient order, and at least a second subfilter in said particular stage to include said plurality of decomposed filters in a second filter order, different from said first filter order representing said respective subset of said set of coefficients in a second coefficient order. 8. The method of claim 7 wherein said filter structure is an interpolation filter; said first one of said initial and final filter stages is said final filter stage;said effective filter data rate is an output rate; andsaid input/output data rate is an input data rate. 9. The method of claim 7 wherein said filter structure is a decimation filter; said first one of said initial and final filter stages is said initial filter stage;said effective filter data rate is an input rate; andsaid input/output data rate is an output data rate. 10. The method of claim 7 further comprising programmably configuring logic of said programmable integrated circuit device as at least one intermediate filter stage. 11. The method of claim 7 wherein: said effective filter data rate exceeds said maximum device data rate. 12. The method of claim 7 further comprising programmably configuring a particular one of said decomposed filters in said at least a first subfilter to be delayed relative to said particular one of said decomposed filters in said at least a second subfilter. 13. A non-transitory machine-readable data storage medium encoded with machine-executable instructions for performing a method of programmably configuring a programmable integrated circuit device, having a maximum device data rate, as a FIR (Finite Impulse Response) filter structure, for processing data samples and a set of a number of coefficients, at an effective filter data rate that exceeds an input/output data rate by a factor, said instructions comprising: instructions for programmably configuring logic of said programmable integrated circuit device as a plurality of FIR filter stages including at a least an initial filter stage and a final filter stage, each of said filter stages having one or more subfilters defined by a subset of said set of coefficients, a first one of said initial and final filter stages having a number of subfilters that exceeds a number of subfilters in a second of said initial and final filter stages by said factor;instructions for programmably configuring each subfilter in each respective filter stage to convolve input data with a respective subset of said set of coefficients; andinstructions for programmably configuring, in at least one particular stage, at least a first subfilter in said particular stage to include a plurality of decomposed filters in a first filter order representing said respective subset of said set of coefficients in a first coefficient order, and at least a second subfilter in said particular stage to include said plurality of decomposed filters in a second filter order, different from said first filter order representing said respective subset of said set of coefficients in a second coefficient order. 14. The non-transitory machine-readable data storage medium of claim 13 wherein said instructions comprise instructions to configure said filter structure as an interpolation filter in which: said first one of said initial and final filter stages is said final filter stage;said effective filter data rate is an output rate; andsaid input/output data rate is an input data rate. 15. The non-transitory machine-readable data storage medium of claim 13 wherein said instructions comprise instructions to configure said initial filter stage said filter structure as a decimation filter in which: said first one of said initial and final filter stages is said initial filter stage;said effective filter data rate is an input rate; andsaid input/output data rate is an output data rate. 16. The non-transitory machine-readable data storage medium of claim 13 wherein said instructions comprise instructions to configure said filter such that said effective filter data rate exceeds said maximum device data rate. 17. The non-transitory machine-readable data storage medium of claim 13 further comprising instructions for programmably configuring a particular one of said decomposed filters in said at least a first subfilter to be delayed relative to said particular one of said decomposed filters in said at least a second subfilter.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (301)
Hogenauer, Eugene B., Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Jekel Richard N. (La Mesa CA), Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing.
Cho, Won-kyoung; Kim, Jung-wook; Park, In-cheol; Lee, Eul-hwan; Kang, Hyeong-ju, Apparatus and method of multiplication using a plurality of identical partial multiplication modules.
Doddington George D. (McLean VA) Pawate Basavaraj (Dallas TX) Mahant-Shetti Shivaling (Richardson TX) Smith Derek (Lafayette LA), Apparatus, system and methods for distributed signal processing.
Pawate Basavaraj (Dallas TX) Doddington George (McLean VA) Mahant-Shetti Shivaling S. (Richardson TX) Smith Derek (Lafayette LA), Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit.
Balmer Keith (Bedford GB2) Ing-Simmons Nicholas (Huntingdon GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX) Read Christopher J. (Houston TX) Polan, Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section.
Yu, Robert K.; Padmanabhan, Satish; Srivatsa, Chakra R.; Shah, Shailesh I., Circuit and method for multiplying and accumulating the sum of two products in a single cycle.
Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
Gomola John W. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Jones F. David (Pittsburgh PA) Wallace Frank E. (Irwin PA) Marano Ross T. (Murrysville PA), Combined file and directory system for a process control digital computer system.
Phillips William C. ; Pascale Michael V. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Weigand Benjamin F. ; Dirndorfer Walter M. ; Prill Robert S. ; Siegel Arnold B. ; Nogay Richard H., Common receive module for a programmable digital radio.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
Ramamurthy Srinivas ; Berger Neal ; Fahey ; Jr. James,FRX ; Gongwer Geoffrey S. ; Saiki William J. ; Tam Eugene Jinglun, Configuration control in a programmable logic device using non-volatile elements.
Weng Chia-Shiann (Austin TX) Kuenast Walter U. (Austin TX) Anderson Donald C. (Austin TX) Curtis Peter C. (Austin TX) Greene Richard L. (Austin TX), DSP co-processor for use on an integrated circuit that performs multiple communication tasks.
Ehlig Peter N. (Houston TX) Boutaud Frederic (Roquefort les Pins FRX) Hollander James F. (Dallas TX), Data processor with sets of two registers where both registers receive identical information and when context changes in.
Taborn Michael Preston (Austin TX) Burchfiel Steven Michael (Austin TX) Matheny David Terrence (Austin TX), Denormalization system and method of operation.
Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Furtek Frederick (Menlo Park CA), Diagonal wiring between abutting logic cells in a configurable logic array.
Gomola John W. (Pittsburgh PA) Giras Theodore C. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Putman Richard E. (Pittsburgh PA) Gilbreath Rodney E. (Pittsburgh PA) Deliyannides John S. (Wilmington, Digital computer monitored and/or operated system or process which is structured for operation with an improved automati.
Brueckmann Dieter (Meerbusch DEX) Preuss Walfried (Hoehenkirchen-Siegertsb DEX), Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based o.
Adrian Andrew A. (Melrose MA) Danielson Michael S. (Wrentham MA) Meyers David B. (Walpole MA) Spiegel Leo (Sharon MA), Digital signal processing for linearization of small input signals to a tri-state power switch.
Phillips William C. ; Hilterbrick Charles L. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Pascale Michael V. ; Prill Robert S., Digitally programmable multifunction radio system architecture.
Brown Elliott, Candice Hellen; Higgins, Michael Francis; Han, Seok Jin; Credelle, Thomas Lloyd, Display system having improved multiple modes for displaying image data from multiple input source formats.
Hailey Keith R. (Amershan Buckinghamshire GB2) Storey John J. (Hertfordshire GB2), Dual-mode image interpolation filter operable in a first mode for storing interpolation coefficients and in a second mod.
Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
Behrens Richard T. (Louisville CO) Glover Neal (Broomfield CO) Dudley Trent O. (Littleton CO) Armstrong Alan J. (Broomfield CO) Zook Christopher P. (Longmont CO) Bliss William G. (Thornton CO), Filtering a read signal to attenuate secondary pulses caused by pole tips of a thin film magnetic read head.
McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
Lloyd C. Cox ; Gary A. Gramlich ; Robert M. Baker ; Stephen Freeman ; Brian P. Neary ; Cynthia R. Krzemien ; Jordan A. Krim ; Luis R. Nunez, General purpose filter.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valerity B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ;, Hexagonal sense cell architecture.
Ku Walter H. (La Jolla CA) Linderman Richard W. (Dayton OH) Chau Paul M. (Ithaca NY) Reusens Peter P. (Destel Bergin BEX), High performance signal processor.
Boland, Liza G.; Janssen, Johan G., Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter.
Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
Hsieh ; deceased Hung-Cheng (late of Sunnyvale CA) Carter ; administrator by William S. (Santa Clara CA) Erickson Charles R. (Fremont CA) Cheung Edmond Y. (San Jose CA), Logic structure and circuit for fast carry.
Hsieh Hung-Cheng (583 Loch Lomond Ct. Sunnyvale CA 94087) Carter William S. (3024 Aspen Dr. Santa Clara CA 95051) Erickson Charles S. (3412 Atwater Ct. Fremont CA 94536) Cheung Edmond Y. (1302 Shelby, Logic structure and circuit for fast carry.
Tobias David F., Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic.
Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Logic system of logic networks with programmable selected functions and programmable operational controls.
Yatim David (Austin TX) Girardeau ; Jr. James W. (Austin TX), Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range.
Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
Harrison David A. (Cupertino CA) Silver Joshua M. (Sunnyvale CA) Soe Soren T. (San Jose CA), Method for programming complex PLD having more than one function block type.
Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
Hennedy,Michael; Friedman,Vladimir; Speziale,Artemas; Sherkat,Mohammad Reza, Micro-programmable filter engine having plurality of filter elements interconnected in chain configuration wherein engine supports multiple filters from filter elements.
Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Kolze Paige A. ; Chan Andrew K. ; Apland James A., Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller customized function call method, system and apparatus.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller method, system and apparatus.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
Lane Christopher F. ; Reddy Srinivas T. ; Cliff Richard G. ; Zaveri Ketan H. ; Pedersen Bruce B. ; Veenstra Kerry, Programmable logic device circuitry for improving multiplier speed and/or efficiency.
Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
Ozawa,Kunihiko, Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system.
Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., System for distributing clocks using a delay lock loop in a programmable logic circuit.
Guttag Karl M. (Missouri City TX) Simpson Richard (Bedford GB2) Walsh Brendan (Bedford GB2), Three input arithmetic logic unit forming mixed arithmetic and boolean combinations.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator and mask generator.
Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Gove Robert J. (Plano TX) Read Christopher J. (Houston TX) Golston Jeremiah E. (Sugar Land TX) Poland Sydney W. (Katy TX) Ing-Simmons Nich, Three input arithmetic logic unit with mask generator.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with shifter.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Philip,GBX, Three input arithmetic logic unit with shifter and/or mask generator.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.