최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
DataON 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Edison 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Kafe 바로가기국가/구분 | United States(US) Patent 등록 |
---|---|
국제특허분류(IPC7판) |
|
출원번호 | US-0753733 (2010-04-02) |
등록번호 | US-8680583 (2014-03-25) |
발명자 / 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 | 피인용 횟수 : 1 인용 특허 : 502 |
A semiconductor device includes a cross-coupled transistor configuration formed by first and second PMOS transistors defined over first and second p-type diffusion regions, and by first and second NMOS transistors defined over first and second n-type diffusion regions, with each diffusion region ele
A semiconductor device includes a cross-coupled transistor configuration formed by first and second PMOS transistors defined over first and second p-type diffusion regions, and by first and second NMOS transistors defined over first and second n-type diffusion regions, with each diffusion region electrically connected to a common node. Gate electrodes of the PMOS and NMOS transistors are formed by conductive features which extend in only a first parallel direction. At least a portion of the first p-type diffusion region and at least a portion of the second p-type diffusion region are formed over a first common line of extent that extends perpendicular to the first parallel direction. Also, at least a portion of the first n-type diffusion region and at least a portion of the second n-type diffusion region are formed over a second common line of extent that extends perpendicular to the first parallel direction.
1. An integrated circuit, comprising: a gate electrode level region having at least nine adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first d
1. An integrated circuit, comprising: a gate electrode level region having at least nine adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first direction, each gate electrode feature layout channel having a substantially equal length in the first direction, wherein each of the at least nine adjacently positioned gate electrode feature layout channels includes at least one gate level feature, each gate level feature having a first end located adjacent to a first line end spacing and a second end located adjacent to a second line end spacing, wherein each gate level feature forms an electrically conductive path extending between its first and second ends,wherein the gate electrode level region includes a first gate level feature that forms a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type,wherein the gate electrode level region includes a second gate level feature that forms a gate electrode of a second transistor of the first transistor type, wherein any transistor having its gate electrode formed by the second gate level feature is of the first transistor type,wherein the gate electrode level region includes a third gate level feature that forms a gate electrode of a second transistor of the second transistor type, wherein any transistor having its gate electrode formed by the third gate level feature is of the second transistor type,wherein the gate electrode level region includes a fourth gate level feature that forms a gate electrode of a third transistor of the first transistor type, wherein any transistor having its gate electrode formed by the fourth gate level feature is of the first transistor type,wherein the gate electrode level region includes a fifth gate level feature that forms a gate electrode of a third transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fifth gate level feature is of the second transistor type,wherein the gate electrode level region includes a sixth gate level feature that forms a gate electrode of a fourth transistor of the first transistor type and a gate electrode of a fourth transistor of the second transistor type,wherein the gate electrode level region includes a seventh gate level feature that forms a gate electrode of a fifth transistor of the first transistor type and a gate electrode of a fifth transistor of the second transistor type,wherein the gate electrode level region includes an eighth gate level feature that forms a gate electrode of a sixth transistor of the first transistor type, wherein any transistor having its gate electrode formed by the eighth gate level feature is of the first transistor type,wherein the gate electrode level region includes a ninth gate level feature that forms a gate electrode of a sixth transistor of the second transistor type, wherein any transistor having its gate electrode formed by the ninth gate level feature is of the second transistor type,wherein the gate electrode of the second transistor of the first transistor type is substantially co-aligned with the gate electrode of the second transistor of the second transistor type along a first common line of extent in the first direction, and wherein the second gate level feature is separated from the third gate level feature by a first line end spacing as measured in the first direction,wherein the gate electrode of the third transistor of the first transistor type is substantially co-aligned with the gate electrode of the third transistor of the second transistor type along a second common line of extent in the first direction, and wherein the fourth gate level feature is separated from the fifth gate level feature by a second line end spacing as measured in the first direction, andwherein the gate electrode of the sixth transistor of the first transistor type is substantially co-aligned with the gate electrode of the sixth transistor of the second transistor type along a third common line of extent in the first direction, and wherein the eighth gate level feature is separated from the ninth gate level feature by a third line end spacing as measured in the first direction; andan interconnect level region formed above the gate electrode level region, wherein the second, fourth, and ninth gate level features are electrically connected to each other through an electrical connection that extends through the interconnect level region. 2. An integrated circuit as recited in claim 1, wherein all gate electrodes within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two gate electrodes within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 3. An integrated circuit as recited in claim 2, wherein all gate level features within the gate electrode level region are linear shaped and extend lengthwise in the first direction. 4. An integrated circuit as recited in claim 3, wherein the gate electrode level region includes a tenth gate level feature that does not form a gate electrode of a transistor, the tenth gate level feature positioned such that a distance as measured in the second direction between a first-direction-oriented centerline of the tenth gate level feature and a first-direction-oriented centerline of a gate electrode of a transistor within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 5. An integrated circuit as recited in claim 4, wherein all gate level features within the gate electrode level region are positioned according to the gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 6. An integrated circuit as recited in claim 1, further comprising: a first gate contact defined to physically contact the second gate level feature, wherein the second gate level feature has an extension distance extending away from the first gate contact in the first direction away from the gate electrode of the second transistor of the first transistor type;a second gate contact defined to physically contact the third gate level feature, wherein the third gate level feature has an extension distance extending away from the second gate contact in the first direction away from the gate electrode of the second transistor of the second transistor type;a third gate contact defined to physically contact the fourth gate level feature, wherein the fourth gate level feature has an extension distance extending away from the third gate contact in the first direction away from the gate electrode of the third transistor of the first transistor type;a fourth gate contact defined to physically contact the fifth gate level feature, wherein the fifth gate level feature has an extension distance extending away from the fourth gate contact in the first direction away from the gate electrode of the third transistor of the second transistor type;a fifth gate contact defined to physically contact the eighth gate level feature, wherein the eighth gate level feature has an extension distance extending away from the fifth gate contact in the first direction away from the gate electrode of the sixth transistor of the first transistor type; anda sixth gate contact defined to physically contact the ninth gate level feature, wherein the ninth gate level feature has an extension distance extending away from the sixth gate contact in the first direction away from the gate electrode of the sixth transistor of the second transistor type, andwherein at least two of the extension distances of the second, third, fourth, fifth, eighth, and ninth gate level features are different. 7. An integrated circuit as recited in claim 6, wherein two of the second, third, fourth, fifth, eighth, and ninth gate level features has a different length as measured in the first direction. 8. An integrated circuit as recited in claim 7, wherein all gate electrodes within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two gate electrodes within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 9. An integrated circuit as recited in claim 8, wherein each gate level feature within the gate electrode level region is linear-shaped. 10. An integrated circuit as recited in claim 9, wherein all gate level features within the gate electrode level region are positioned according to the gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 11. An integrated circuit as recited in claim 9, wherein the third, fifth, and eighth gate level features are electrically connected to each other through an electrical connection that extends through the interconnect level region. 12. An integrated circuit as recited in claim 1, wherein each gate level feature within the gate electrode level region is linear-shaped. 13. An integrated circuit as recited in claim 12, wherein all gate electrodes within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two gate electrodes within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 14. An integrated circuit as recited in claim 13, wherein all gate level features within the gate electrode level region are positioned according to the gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 15. An integrated circuit as recited in claim 14, further comprising: a first gate contact defined to physically contact the second gate level feature, wherein the first gate contact is positioned a first contact-to-gate distance as measured in the first direction away from the gate electrode of the second transistor of the first transistor type;a second gate contact defined to physically contact the third gate level feature, wherein the second gate contact is positioned a second contact-to-gate distance as measured in the first direction away from the gate electrode of the second transistor of the second transistor type;a third gate contact defined to physically contact the fourth gate level feature, wherein the third gate contact is positioned a third contact-to-gate distance as measured in the first direction away from the gate electrode of the third transistor of the first transistor type;a fourth gate contact defined to physically contact the fifth gate level feature, wherein the fourth gate contact is positioned a fourth contact-to-gate distance as measured in the first direction away from the gate electrode of the third transistor of the second transistor type;a fifth gate contact defined to physically contact the eighth gate level feature, wherein the fifth gate contact is positioned a fifth contact-to-gate distance as measured in the first direction away from the gate electrode of the sixth transistor of the first transistor type; anda sixth gate contact defined to physically contact the ninth gate level feature, wherein the sixth gate contact is positioned a sixth contact-to-gate distance as measured in the first direction away from the gate electrode of the sixth transistor of the second transistor type, andwherein at least two of the first, second, third, fourth, fifth, and sixth contact-to-gate distances are different. 16. An integrated circuit as recited in claim 12, wherein the third, fifth, and eighth gate level features are electrically connected to each other through an electrical connection that extends through the interconnect level region. 17. An integrated circuit as recited in claim 16, wherein all gate level features within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 18. An integrated circuit as recited in claim 1, further comprising: a first gate contact defined to physically contact the second gate level feature, wherein the first gate contact is positioned a first contact-to-gate distance as measured in the first direction away from the gate electrode of the second transistor of the first transistor type;a second gate contact defined to physically contact the third gate level feature, wherein the second gate contact is positioned a second contact-to-gate distance as measured in the first direction away from the gate electrode of the second transistor of the second transistor type;a third gate contact defined to physically contact the fourth gate level feature, wherein the third gate contact is positioned a third contact-to-gate distance as measured in the first direction away from the gate electrode of the third transistor of the first transistor type;a fourth gate contact defined to physically contact the fifth gate level feature, wherein the fourth gate contact is positioned a fourth contact-to-gate distance as measured in the first direction away from the gate electrode of the third transistor of the second transistor type;a fifth gate contact defined to physically contact the eighth gate level feature, wherein the fifth gate contact is positioned a fifth contact-to-gate distance as measured in the first direction away from the gate electrode of the sixth transistor of the first transistor type; anda sixth gate contact defined to physically contact the ninth gate level feature, wherein the sixth gate contact is positioned a sixth contact-to-gate distance as measured in the first direction away from the gate electrode of the sixth transistor of the second transistor type, andwherein at least two of the first, second, third, fourth, fifth, and sixth contact-to-gate distances are different. 19. An integrated circuit as recited in claim 18, wherein the second gate level feature includes a contacted portion extending in the first direction away from the second transistor of the first transistor type, wherein the first gate contact physically contacts the contacted portion of the second gate level feature, wherein the third gate level feature includes a contacted portion extending in the first direction away from the second transistor of the second transistor type, wherein the second gate contact physically contacts the contacted portion of the third gate level feature,wherein the fourth gate level feature includes a contacted portion extending in the first direction away from the third transistor of the first transistor type, wherein the third gate contact physically contacts the contacted portion of the fourth gate level feature,wherein the fifth gate level feature includes a contacted portion extending in the first direction away from the third transistor of the second transistor type, wherein the fourth gate contact physically contacts the contacted portion of the fifth gate level feature, andwherein the eighth gate level feature includes a contacted portion extending in the first direction away from the sixth transistor of the first transistor type, wherein the fifth gate contact physically contacts the contacted portion of the eighth gate level feature,wherein the ninth gate level feature includes a contacted portion extending in the first direction away from the sixth transistor of the second transistor type, wherein the sixth gate contact physically contacts the contacted portion of the ninth gate level feature, andwherein at least two of the contacted portions of the second, third, fourth, fifth, eighth, and ninth gate level features are different. 20. An integrated circuit as recited in claim 19, wherein all gate electrodes within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two gate electrodes within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 21. An integrated circuit as recited in claim 20, wherein each gate level feature within the gate electrode level region is linear-shaped. 22. An integrated circuit as recited in claim 21, wherein the gate electrode level region includes a tenth gate level feature that does not form a gate electrode of a transistor. 23. An integrated circuit as recited in claim 22, wherein the second and third transistors of the first transistor type share a first diffusion region of a first diffusion type, wherein the second and third transistors of the second transistor type share a first diffusion region of a second diffusion type, andwherein the first diffusion region of the first diffusion type is electrically connected to the first diffusion region of the second diffusion type. 24. An integrated circuit as recited in claim 23, wherein all gate level features within the gate electrode level region are positioned according to the gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 25. A method for creating a layout of an integrated circuit, comprising: operating a computer to define a gate electrode level region having at least nine adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first direction, each gate electrode feature layout channel having a substantially equal length in the first direction, wherein each of the at least nine adjacently positioned gate electrode feature layout channels includes at least one gate level feature, each gate level feature having a first end located adjacent to a first line end spacing and a second end located adjacent to a second line end spacing, wherein each gate level feature forms an electrically conductive path extending between its first and second ends,wherein the gate electrode level region includes a first gate level feature that forms a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type,wherein the gate electrode level region includes a second gate level feature that forms a gate electrode of a second transistor of the first transistor type, wherein any transistor having its gate electrode formed by the second gate level feature is of the first transistor type,wherein the gate electrode level region includes a third gate level feature that forms a gate electrode of a second transistor of the second transistor type, wherein any transistor having its gate electrode formed by the third gate level feature is of the second transistor type,wherein the gate electrode level region includes a fourth gate level feature that forms a gate electrode of a third transistor of the first transistor type, wherein any transistor having its gate electrode formed by the fourth gate level feature is of the first transistor type,wherein the gate electrode level region includes a fifth gate level feature that forms a gate electrode of a third transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fifth gate level feature is of the second transistor type,wherein the gate electrode level region includes a sixth gate level feature that forms a gate electrode of a fourth transistor of the first transistor type and a gate electrode of a fourth transistor of the second transistor type,wherein the gate electrode level region includes a seventh gate level feature that forms a gate electrode of a fifth transistor of the first transistor type and a gate electrode of a fifth transistor of the second transistor type,wherein the gate electrode level region includes an eighth gate level feature that forms a gate electrode of a sixth transistor of the first transistor type, wherein any transistor having its gate electrode formed by the eighth gate level feature is of the first transistor type,wherein the gate electrode level region includes a ninth gate level feature that forms a gate electrode of a sixth transistor of the second transistor type, wherein any transistor having its gate electrode formed by the ninth gate level feature is of the second transistor type,wherein the gate electrode of the second transistor of the first transistor type is substantially co-aligned with the gate electrode of the second transistor of the second transistor type along a first common line of extent in the first direction, and wherein the second gate level feature is separated from the third gate level feature by a first line end spacing as measured in the first direction,wherein the gate electrode of the third transistor of the first transistor type is substantially co-aligned with the gate electrode of the third transistor of the second transistor type along a second common line of extent in the first direction, and wherein the fourth gate level feature is separated from the fifth gate level feature by a second line end spacing as measured in the first direction, andwherein the gate electrode of the sixth transistor of the first transistor type is substantially co-aligned with the gate electrode of the sixth transistor of the second transistor type along a third common line of extent in the first direction, and wherein the eighth gate level feature is separated from the ninth gate level feature by a third line end spacing as measured in the first direction; andoperating a computer to define an interconnect level region formed above the gate electrode level region, wherein the second, fourth, and ninth gate level features are electrically connected to each other through an electrical connection that extends through the interconnect level region. 26. A computer readable medium having program instructions stored thereon for generating a layout of an integrated circuit, comprising: program instructions for defining a gate electrode level region having at least nine adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first direction, each gate electrode feature layout channel having a substantially equal length in the first direction, wherein each of the at least nine adjacently positioned gate electrode feature layout channels includes at least one gate level feature, each gate level feature having a first end located adjacent to a first line end spacing and a second end located adjacent to a second line end spacing, wherein each gate level feature forms an electrically conductive path extending between its first and second ends,wherein the gate electrode level region includes a first gate level feature that forms a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type,wherein the gate electrode level region includes a second gate level feature that forms a gate electrode of a second transistor of the first transistor type, wherein any transistor having its gate electrode formed by the second gate level feature is of the first transistor type,wherein the gate electrode level region includes a third gate level feature that forms a gate electrode of a second transistor of the second transistor type, wherein any transistor having its gate electrode formed by the third gate level feature is of the second transistor type,wherein the gate electrode level region includes a fourth gate level feature that forms a gate electrode of a third transistor of the first transistor type, wherein any transistor having its gate electrode formed by the fourth gate level feature is of the first transistor type,wherein the gate electrode level region includes a fifth gate level feature that forms a gate electrode of a third transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fifth gate level feature is of the second transistor type,wherein the gate electrode level region includes a sixth gate level feature that forms a gate electrode of a fourth transistor of the first transistor type and a gate electrode of a fourth transistor of the second transistor type,wherein the gate electrode level region includes a seventh gate level feature that forms a gate electrode of a fifth transistor of the first transistor type and a gate electrode of a fifth transistor of the second transistor type,wherein the gate electrode level region includes an eighth gate level feature that forms a gate electrode of a sixth transistor of the first transistor type, wherein any transistor having its gate electrode formed by the eighth gate level feature is of the first transistor type,wherein the gate electrode level region includes a ninth gate level feature that forms a gate electrode of a sixth transistor of the second transistor type, wherein any transistor having its gate electrode formed by the ninth gate level feature is of the second transistor type,wherein the gate electrode of the second transistor of the first transistor type is substantially co-aligned with the gate electrode of the second transistor of the second transistor type along a first common line of extent in the first direction, and wherein the second gate level feature is separated from the third gate level feature by a first line end spacing as measured in the first direction,wherein the gate electrode of the third transistor of the first transistor type is substantially co-aligned with the gate electrode of the third transistor of the second transistor type along a second common line of extent in the first direction, and wherein the fourth gate level feature is separated from the fifth gate level feature by a second line end spacing as measured in the first direction, andwherein the gate electrode of the sixth transistor of the first transistor type is substantially co-aligned with the gate electrode of the sixth transistor of the second transistor type along a third common line of extent in the first direction, and wherein the eighth gate level feature is separated from the ninth gate level feature by a third line end spacing as measured in the first direction; andprogram instructions for defining an interconnect level region formed above the gate electrode level region, wherein the second, fourth, and ninth gate level features are electrically connected to each other through an electrical connection that extends through the interconnect level region.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.