$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit nanotube-based subsrate 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
  • H01L-023/34
출원번호 US-0718710 (2005-11-04)
등록번호 US-8681500 (2014-03-25)
국제출원번호 PCT/IB2005/053622 (2005-11-04)
§371/§102 date 20090219 (20090219)
국제공개번호 WO2006/048843 (2006-05-11)
발명자 / 주소
  • Wyland, Chris
출원인 / 주소
  • Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소
    Haynes and Boone, LLP
인용정보 피인용 횟수 : 0  인용 특허 : 42

초록

Carbon nanotube material is used in an integrated circuit substrate. According to an example embodiment, an integrated circuit arrangement (100) includes a substrate (110) with a carbon nanotube structure (120) therein. The carbon nanotube structure is arranged in one or more of a variety of manners

대표청구항

1. An integrated circuit chip arrangement comprising: a substrate having a thickness and extending laterally perpendicular to the thickness, the substrate having a topmost surface and a bottom surface, the bottom surface having a conductive pad;a first circuit disposed on the topmost surface of the

이 특허에 인용된 특허 (42)

  1. Chien Ping Huang TW; Kevin Chiang TW; Tzong Da Ho TW, Ball grid array integrated circuit package structure.
  2. Selna Erich (Mountain View CA), Ball grid array package for a integrated circuit.
  3. Lo Randy H. Y.,TWX ; Lai Jeng Yuan,TWX ; Ko Eric,TWX ; Ho Tzong-Da,TWX, Ball-grid array integrated circuit package with an embedded type of heat-dissipation structure and method of manufacturing the same.
  4. Montgomery, Stephen W.; Holalkere, Ven R., Carbon nanotube thermal interface structures.
  5. Browne James M. (Pleasant Hill CA) Jarvis James J. (Martinez CA), Circuit boards.
  6. Dubin,Valery M., Composite carbon nanotube thermal interface device.
  7. Chung, Deborah Duen Ling, Conformable interface materials for improving thermal contacts.
  8. Weiner, Michael L.; Miller, Victor R.; Connelly, Patrick R.; Helfer, Jeffrey L., Device and method for preventing magnetic-resonance imaging induced damage.
  9. Schulz-Harder, Jurgen; Hammel, Ernst, Device with a heat source formed by a function element that is to be cooled, at least one heat sink, and at least one intermediate layer located between the heat source and the heat sink.
  10. Arik, Mehmet; Weaver, Jr., Stanton E.; Carnahan, James C.; Becker, Charles A.; Gerstler, William D., Electronic devices and methods for making same using nanotube regions to assist in thermal heat-sinking.
  11. Ito,Kazutoshi; Oguri,Takamasa; Mizutani,Akihiro, Heat dissipation structure.
  12. Leu,Charles; Yu,Tai Cherng; Chen,Ga Lanee; Lin,Jyh Chain, Heat sink with carbon nanotubes and method for manufacturing same.
  13. Michael Z. Eckblad ; Pardeep K. Bhatti, Heat spreader, electronic package including the heat spreader, and methods of manufacturing the heat spreader.
  14. Dtzer Richard (Nuremberg DEX) Lechner Ernst-Friedrich (Erlangen DEX), Heat-removing circuit boards.
  15. Bupp, James R.; Farquhar, Donald S.; Jimarez, Lisa J., High performance packaging platform and method of making same.
  16. Webb, Brent J., High thermal conductivity heat transfer pad.
  17. Dangelo, Carlos; Padmakumar, Bala, In-chip structures and methods for removing heat from integrated circuits.
  18. De Lorenzo, David S.; Montgomery, Stephen W.; Fite, Robert J., Increasing thermal conductivity of thermal interface using carbon nanotubes and CVD.
  19. Dangelo, Carlos; Olson, Darin, Integrated circuit micro-cooler having multi-layers of tubes of a CNT array.
  20. Arik, Mehmet; Weaver, Jr., Stanton Earl, Light emitting chip apparatuses with a thermally superconducting heat transfer medium for thermal management.
  21. Kambe Rokuro,JPX ; Matsuura Toru,JPX, Metal core multilayer resin wiring board with thin portion and method for manufacturing the same.
  22. Searls, Damion T.; Dishongh, Terrance J.; Jackson, James Daniel, Method and apparatus using nanotubes for cooling and grounding die.
  23. Zhang,Yuegang; Dubin,Valery M.; Garner,C. Michael, Method of fabricating a composite carbon nanotube thermal interface device.
  24. Downes, Jr., Francis J.; Farquhar, Donald S.; Foster, Elizabeth; Japp, Robert M.; Jones, Gerald W.; Kresge, John S.; Sebesta, Robert D.; Stone, David B.; Wilcox, James R., Method of making a multi-layered interconnect structure.
  25. Kresge,John S.; Sebesta,Robert D.; Stone,David B.; Wilcox,James R., Method of making an electronic package.
  26. Purinton Donald L., Microelectronic assemblies including Z-axis conductive films.
  27. Tina Barcley, Multiple layer thin flexible circuit board.
  28. Li, Jun; Meyyappan, Meyya; Dangelo, Carlos, Nanoengineered thermal materials based on carbon nanotube array composites.
  29. Bertin, Claude L.; Segal, Brent M.; Rueckes, Thomas; Ward, Jonathan W., Nanotube ESD protective devices and corresponding nonvolatile and volatile nanotube switches.
  30. Lashmore, David S.; Brown, Joseph J., Nanotube materials for thermal management of electronic components.
  31. Hayashi,Akimori; Suzuki,Katsunobu; Oikawa,Ryuichi; Nakagoshi,Makoto; Sera,Naoko; Murai,Tadashi; Ogihara,Chiho; Kataoka,Ryohei; Kondo,Koji; Yokochi,Tomohiro, Package substrate for a semiconductor device having thermoplastic resin layers and conductive patterns.
  32. Jacques Roland C. (Lowell MA) Cyr Robert D. (Manchester NH), Printed circuit having a dielectric covercoat.
  33. Jimarez, Lisa J.; Jimarez, Miguel A., Reduction of chip carrier flexing during thermal cycling.
  34. Morio Gaku JP; Nobuyuki Ikeguchi JP; Nobuyuki Yamane JP, Semiconductor plastic package and process for the production thereof.
  35. Coccioli, Roberto; Megahed, Mohamed; Hashemi, Hassan S., Structure and method for fabrication of a leadless chip carrier with embedded antenna.
  36. Dangelo, Carlos, System and method using self-assembled nano structures in the design and fabrication of an integrated circuit micro-cooler.
  37. Zhang,Yuegang; Garner,C. Michael; Berlin,Andrew A.; Rao,Valluri; White,Bryan M.; Koning,Paul A., Thermal interface apparatus, systems, and methods.
  38. Chen, Ga-Lane; Leu, Charles, Thermal interface material.
  39. Fan, Shoushan; Liu, Pao Lo; Huang, Hua; Li, YoungDe, Thermal interface material and method for making same.
  40. Huang,Hua; Wu,Yang; Liu,Chang Hong; Fan,Shou Shan, Thermal interface material and method for manufacturing same.
  41. Berlin,Carl W.; Sarma,Dwadasi Hara Rama; Myers,Bruce A., Thermal management of surface-mount circuit devices on laminate ceramic substrate.
  42. Santana, Jr.,Miguel; Bruce,Michael; Chu,Thomas; Goruganthu,Rama R.; Powell,Robert, Thermally conductive integrated circuit mounting structures.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로