A device with an external surface, the device including: a substrate including first mono-crystal transistors; a second layer including second mono-crystal transistors, the second mono-crystal transistors overlaying the first mono-crystal transistors; and a plurality of thermal conduction paths from
A device with an external surface, the device including: a substrate including first mono-crystal transistors; a second layer including second mono-crystal transistors, the second mono-crystal transistors overlaying the first mono-crystal transistors; and a plurality of thermal conduction paths from a plurality of the second layer locations to the external surface, wherein at least one of the thermal conduction paths includes an electrically nonconductive contact.
대표청구항▼
1. A device with an external surface, the device comprising: a substrate comprising first mono-crystal transistors;a second layer comprising second mono-crystal transistors, said second mono-crystal transistors overlaying said first mono-crystal transistors; anda plurality of thermal conduction path
1. A device with an external surface, the device comprising: a substrate comprising first mono-crystal transistors;a second layer comprising second mono-crystal transistors, said second mono-crystal transistors overlaying said first mono-crystal transistors; anda plurality of thermal conduction paths from a plurality of said second layer locations to said external surface, wherein at least one of said thermal conduction paths comprises an electrically nonconductive contact, andwherein a connection layer to said second mono-crystal transistors comprises said electrically non-conductive contact. 2. The device according to claim 1, wherein said second mono-crystal transistors are vertical transistors. 3. The device according to claim 1, further comprising: a heat spreader layer between said first mono-crystal transistors and said second layer; anda thermal conduction path between said heat spreader layer and said external surface. 4. The device according to claim 1, wherein said second mono-crystal transistors are JFET transistors. 5. The device according to claim 1, wherein a mobile system comprises the device. 6. The device according to claim 1, wherein said substrate comprises a first alignment mark and wherein said second mono-crystal transistors are aligned to said first alignment mark with less than 40 nm alignment error. 7. The device according to claim 1, comprising a connection through said second layer, wherein said second layer has a coefficient of thermal expansion, wherein said connection comprises material whose coefficient of thermal expansion is within 50% of the coefficient of thermal expansion of said second layer. 8. The device according to claim 1, comprising a plurality of connections that are interconnecting said second mono-crystal transistors, wherein a portion of said plurality of connections are in-between said first mono-crystal transistors and said second layer, and are aligned to said first mono-crystal transistors. 9. A device with an external surface, the device comprising: a substrate comprising first mono-crystal transistors;a second layer comprising second mono-crystal transistors, said second mono-crystal transistors overlaying said first mono-crystal transistors, wherein said second layer thickness is less than 400 nm;a heat spreader layer between said first mono-crystal transistors and said second layer; anda thermal conduction path between said heat spreader and said external surface. 10. The device according to claim 9, wherein said second mono-crystal transistors are vertical transistors. 11. The device according to claim 9, comprising: a plurality of thermal conduction paths from a plurality of said second layer locations to said external surface wherein at least one of said thermal conduction paths comprises an electrically nonconductive contact. 12. The device according to claim 9, wherein said second mono-crystal transistors are JFET transistors. 13. The device according to claim 9, wherein a mobile system comprises the device. 14. The device according to claim 9, wherein said substrate comprises a first alignment mark and wherein said second mono-crystal transistors are aligned to said first alignment mark with less than 40 nm alignment error. 15. The device according to claim 9, comprising a connection through said second layer, wherein said second layer has a coefficient of thermal expansion, wherein said connection comprises material whose coefficient of thermal expansion is within 50% of the coefficient of thermal expansion of said second layer. 16. The device according to claim 9, comprising a plurality of connections that are interconnecting said second mono-crystal transistors, wherein a portion of said plurality of connections are in-between said first mono-crystal transistors and said second layer, and are aligned to said first mono-crystal transistors. 17. A device with an external surface, the device comprising: a substrate comprising first mono-crystal transistors;a second layer comprising second mono-crystal transistors, said second layer overlaying said first mono-crystal transistors; anda power grid to provide power to said second mono-crystal transistors, wherein said power grid is designed to remove heat from said second layer,wherein said power grid comprises a first power grid thermal conduction path to said external surface,wherein said power grid comprises a plurality of second power grid thermal conduction paths to a plurality of said second mono-crystal transistors,wherein at least one of said second power grid thermal conduction paths comprises an electrically nonconductive contact, andwherein a connection layer to said second mono-crystal transistors comprises said electrically non-conductive contact. 18. The device according to claim 17, wherein said second mono-crystal transistors are vertical transistors. 19. The device according to claim 17, further comprising: a heat spreader layer between said first mono-crystal transistors and said second layer; anda third thermal conduction path between said heat spreader and said external surface. 20. The device according to claim 17, wherein said second mono-crystal transistors are JFET transistors. 21. The device according to claim 17, wherein a mobile system comprises the device. 22. The device according to claim 17, wherein said substrate comprises a first alignment mark and wherein said second mono-crystal transistors are aligned to said first alignment mark with less than 40 nm alignment error. 23. The device according to claim 17, comprising a connection through said second layer, wherein said second layer has a coefficient of thermal expansion, and wherein said connection comprises material whose coefficient of thermal expansion is within 50% of the coefficient of thermal expansion of said second layer. 24. The device according to claim 17, comprising a plurality of connections that are interconnecting said second mono-crystal transistors, wherein a portion of said plurality of connections are in-between said first mono-crystal transistors and said second layer, and are aligned to said first mono-crystal transistors. 25. A device with an external surface, the device comprising: a substrate comprising first mono-crystal transistors, wherein said first mono-crystal transistors are overlaid by at least one interconnection layer, said interconnection layer comprising aluminum or copper;a second layer comprising second mono-crystal transistors, said second layer overlaying said first mono-crystal transistors, wherein said second layer thickness is less than 400 nm, andwherein said second layer has a coefficient of thermal expansion; anda connection through said second layer, wherein said connection comprises material whose coefficient of thermal expansion is within 50% of the coefficient of thermal expansion of said second layer. 26. The device according to claim 25, wherein said second mono-crystal transistors are vertical transistors. 27. The device according to claim 25, comprising: a plurality of thermal conduction paths from a plurality of said second layer locations to said external surface, wherein at least one of said thermal conduction paths comprises an electrically nonconductive contact. 28. The device according to claim 25, further comprising: a heat spreader layer between said first mono-crystal transistors and said second layer; anda thermal conduction path between said heat spreader and said external surface. 29. The device according to claim 25, wherein said substrate comprises a first alignment mark and wherein said second mono-crystal transistors are aligned to said first alignment mark with less than 40 nm alignment error. 30. The device according to claim 25, comprising a plurality of connections that are interconnecting said second mono-crystal transistors, wherein a portion of said plurality of connections are in-between said first mono-crystal transistors and said second layer, and are aligned to said first mono-crystal transistors.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (327)
Bernstein, Kerry; Coteus, Paul W.; Emma, Philip G., 3-dimensional integrated circuit architecture, structure and method for fabrication thereof.
Hamm Robert Alan ; Kopf Rose Fasano ; Pinzone Christopher James ; Ryan Robert William ; Tate Alaric, Alignment techniques for epitaxial growth processes.
Silverstein Louis D. (Scottsdale AZ) Bernot Anthony J. (Gilbert AZ), Apparatus and method for an electronically controlled color filter for use in information display applications.
Mule,Tony; Meindl,James D.; Gaylord,Thomas K., Back-side-of-die, through-wafer guided-wave optical clock distribution networks, method of fabrication thereof, and uses thereof.
Kellar, Scot A.; Kim, Sarah E.; List, R. Scott, Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack.
Neville Matthew (Champaign IL) Fluck David J. (Pesotum IL) Hung Cheng-Hung (Champaign IL) Lucarelli Michael A. (Mattoon IL) Scherber Debra L. (Orangevale CA), Chemical mechanical polishing slurry for metal layers.
Batude, Perrine; Clavelier, Laurent; Jaud, Marie-Anne; Thomas, Olivier; Vinet, Maud, Circuit with transistors integrated in three dimensions and having a dynamically adjustable threshold voltage VT.
Cao Wanqing ; Lee Sang-Yun ; Lo Guo-Qiang ; Lee Shih-Ked, Cobalt silicide structure for improving gate oxide integrity and method for fabricating same.
Kang, Pil-kyu; Choi, Gil-heyun; Bae, Dae-lok; Park, Byung-lyul; Lee, Dong-kak, Conductive layer buried-type substrate, method of forming the conductive layer buried-type substrate, and method of fabricating semiconductor device using the conductive layer buried-type substrate.
Marmillion Patricia McGuinness ; Palagonia Anthony Michael ; Pierson Bernadette Ann ; Schmidt Dennis Arthur, Cooling method for silicon on insulator devices.
Abou-Khalil, Michel J.; Gauthier, Jr., Robert J.; Lee, Tom C.; Li, Junjun; Putnam, Christopher S.; Mitra, Souvick, Design structures for high-voltage integrated circuits.
Abadeer, Wagdi W.; Chatty, Kiran V.; Gauthier, Jr., Robert J.; Rankin, Jed H.; Shi, Yun; Tonti, William R., Device and design structures for memory cells in a non-volatile random access memory and methods of fabricating such device structures.
Aronowitz Sheldon ; Puchner Helmut ; Kapre Ravindra A. ; Kimball James P., Formation of integrated circuit structure using one or more silicon layers for implantation and out-diffusion in formation of defect-free source/drain regions and also for subsequent formation of sil.
Fitch Jon T. (Austin TX) Venkatesan Suresh (Austin TX) Witek Keith E. (Austin TX), Integrated circuit having both vertical and horizontal devices and process for making the same.
New,Bernard J.; Conn,Robert O.; Young,Steven P.; Young,Edel M., Integrated circuit with interface tile for coupling to a stacked-die second integrated circuit.
Shimoto,Tadanori; Kikuchi,Katsumi; Matsui,Koji; Baba,Kazuhiro, Interconnecting substrate for carrying semiconductor device, method of producing thereof and package of semiconductor device.
Vyvoda, Michael A.; Herner, S. Brad; Petti, Christopher J.; Walker, Andrew J., Inverted staggered thin film transistor with salicided source/drain structures and method of making same.
Rohatgi Ajeet (Murrysville PA) Rai-Choudhury Prosenjit (Export PA) Gigante Joseph R. (Beltsville MD) Singh Ranbir (State College PA) Fonash Stephen J. (State College PA), Low temperature process for annealing shallow implanted N+/P junctions.
Dawson Robert ; Fulford ; Jr. H. Jim ; Gardner Mark I. ; Hause Frederick N. ; Michael Mark W. ; Moore Bradley T. ; Wristers Derick J., Method and apparatus for in situ anneal during ion implant.
Iriguchi, Chiharu, Method for fabricating semiconductor device, and electro-optical device, integrated circuit and electronic apparatus including the semiconductor device.
Leas James Marc (South Burlington VT) Voldman Steven Howard (South Burlington VT), Method for forming a monolithic electronic module by dicing wafer stacks.
Zavracky Paul M. (Norwood MA) Zavracky Matthew (Attleboro MA) Vu Duy-Phach (Taunton MA) Dingle Brenda (Mansfield MA), Method for forming three dimensional processor using transferred thin film circuits.
Chan Kevin Kok ; D'Emic Christopher Peter ; Jones Erin Catherine ; Solomon Paul Michael ; Tiwari Sandip, Method for making bonded metal back-plane substrates.
Kugimiya Koichi (Toyonaka JPX) Akiyama Shigenobu (Hirakata JPX) Fuse Genshu (Hirakata JPX), Method of fabricating a multi-layer type semiconductor device including crystal growth by spirally directing energy beam.
Harder Christoph S. (Zurich CHX) Jaeckel Heinz (Kilchberg CHX) Wolf Hans P. (Zurich CHX), Method of fabricating a self-aligned metal-semiconductor FET having an insulator spacer.
Norman Michael P. (Chandler AZ) Harvey ; III Thomas B. (Scottsdale AZ) Zhu Xiaodong T. (Chandler AZ), Method of fabricating an integrated multicolor organic led array.
Kwon, Jang yeon; Han, Min koo; Cho, Se young; Park, Kyung bae; Kim, Do young; Lee, Min cheol; Han, Sang myeon; Noguchi, Takashi; Park, Young soo; Jung, Ji sim, Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same.
Robert William McClelland ; Noa More Rensing ; Mark Bradley Spitzer ; Paul Daniel Aquilino ; Paul Martin Zavracky, Method of fabrication of a torsional micro-mechanical mirror system.
Anderson James M. (Huntington Beach CA) Coulson Andrew R. (Santa Monica CA) Demaioribus Vincent J. (Redondo Beach CA) Nicholas Henry T. (Redondo Beach CA), Method of making an adaptive configurable gate array.
Kang Sang-Won (Daejeon KRX) Yu Hyun-Kyu (Daejeon KRX) Kang Won-Gu (Daejeon KRX), Method of manufacturing a semiconductor device having buried elements with electrical characteristic.
Ho, ChiaHua; Lai, Erh Kun; Hsieh, Kuang Yeu, Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states.
Stephen Ross Forrest ; Mark Edward Thompson ; Paul Edward Burrows ; Dennis Matthew McCarty ; Linda Susan Sapochak ; Jon Andrew Cronin, Mixed vapor deposited films for electroluminescent devices.
Forrest Stephen Ross ; Thompson Mark Edward ; Burrows Paul Edward ; Sapochak Linda Susan ; McCarty Dennis Matthew, Multicolor organic light emitting devices.
Forrest Stephen Ross ; Thompson Mark Edward ; Burrows Paul Edward ; Sapochak Linda Susan ; McCarty Dennis Matthew, Multicolor organic light emitting devices.
Forrest Stephen Ross ; Thompson Mark Edward ; Burrows Paul Edward ; Sapochak Linda Susan ; McCarty Dennis Matthew, Multicolor organic light emitting devices.
Jang, Jae Hoon; Jung, Soon Moon; Kim, Jong Hyuk; Rah, Young Seop; Park, Han Byung, Non-volatile memory devices including etching protection layers and methods of forming the same.
Koh, Gwan-Hyeob; Ha, Dae-Won, Non-volatile memory devices including stacked NAND-type resistive memory cell strings and methods of fabricating the same.
Kim, Sarah E.; List, R. Scott; Kellar, Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Breitwisch, Matthew J.; Ditlow, Gary S.; Franceschini, Michele M.; Lastras-Montano, Luis A.; Montoye, Robert K.; Rajendran, Bipin, Resistive memory devices having a not-and (NAND) structure.
Thomas, Olivier; Batude, Perrine; Pouydebasque, Arnaud; Vinet, Maud, SRAM memory cell having transistors integrated at several levels and the threshold voltage VT of which is dynamically adjustable.
Nemati Farid ; Plummer James D., Semiconductor capacitively-coupled NDR device and its applications in high-density high-speed memories and in power switches.
Farnworth,Warren M.; Wood,Alan G.; Hiatt,William M.; Wark,James M.; Hembree,David R.; Kirby,Kyle K.; Benson,Pete A., Semiconductor component having plate, stacked dice and conductive vias.
Saito Keishi (Nabari JPX) Fujioka Yasushi (Ueno JPX), Semiconductor device having a semiconductor region in which a band gap being continuously graded.
Mazur Carlos A. (Austin TX) Fitch Jon T. (Austin TX) Hayden James D. (Austin TX) Witek Keith E. (Austin TX), Semiconductor memory device and method of formation.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
Iyer Subramanian S. ; Baran Emil ; Mastroianni Mark L. ; Craven Robert A., Single-etch stop process for the manufacture of silicon-on-insulator wafers.
Atkinson Gary M. (1012 - 7th St. ; #15 Santa Monica CA 90403) Courtney M. DuChesne (15127 Blackhawk Mission Hills CA 91345), Split collector vacuum field effect transistor.
Schuehrer,Holger; Hartig,Carsten; Bartsch,Christin; Frohberg,Kai, Technique for forming a passivation layer prior to depositing a barrier layer in a copper metallization layer.
Barbee Steven G. (Dover Plains NY) Leas James M. (Washington DC) Lloyd James R. (Fishkill NY) Nagarajan Arunachala (Wappingers Falls NY), Thin film semiconductor device and method for manufacture.
Chan, Victor; Guarini, Kathryn W.; Ieong, Meikei, Three dimensional CMOS integrated circuits having device layers built on different crystal oriented wafers.
Alam, Syed M.; Elfadel, Ibrahim M.; Guarini, Kathryn W; Ieong, Meikei; Kudva, Prabhakar N.; Kung, David S.; Lavin, Mark A.; Rahman, Arifur, Three dimensional integrated circuit and method of design.
Takayama,Toru; Maruyama,Junya; Goto,Yuugo; Kuwabara,Hideaki; Yamazaki,Shunpei, Vehicle, display device and manufacturing method for a semiconductor device.
Sengupta, Rwik; Rodder, Mark Stephen; Hong, Joon Goo; Rakshit, Titash, Gate-all-around field effect transistors with horizontal nanosheet conductive channel structures for MOL/inter-channel spacing and related cell architectures.
Barraud, Sylvain; Augendre, Emmanuel; Coquand, Remi; Reboh, Shay, Method for making a semiconductor device with nanowire and aligned external and internal spacers.
Rodder, Mark S.; Obradovic, Borna J.; Sengupta, Rwik, Nanosheet FETs with stacked nanosheets having smaller horizontal spacing than vertical spacing for large effective width.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.