$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Counting instruction execution and data accesses 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0021425 (2008-01-29)
등록번호 US-8689190 (2014-04-01)
발명자 / 주소
  • DeWitt, Jr., Jimmie Earl
  • Levine, Frank Eliot
  • Pineda, Enio Manuel
  • Richardson, Christopher Michael
  • Urquhart, Robert John
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Yee & Associates, P.C.
인용정보 피인용 횟수 : 4  인용 특허 : 367

초록

A data processing system for processing instructions is shown. Instructions are received at a processor in the data processing system. If a selected indicator is associated with the instruction, counting of each event associated with the execution of the instruction is enabled.

대표청구항

1. A data processing system comprising: a performance monitor unit, wherein the performance monitor unit counts occurrences of at least one selected event that is associated with execution of an instruction when a signal is received; andan instruction cache, wherein the instruction cache receives th

이 특허에 인용된 특허 (367)

  1. Elokdah Hassan M. (Fairless Hills PA) Chai Sie-Yearl (Lawrenceville NJ) Sulkowski Theodore S. (Wayne PA), 2-substituted benzimidazole derivatives.
  2. Krishnaiyer,Rakesh; Li,Wei, Adaptive prefetch for irregular access patterns.
  3. Pekarich, Steven P.; Wang, Xiao-An, Address generator for interleaving data.
  4. Robb James R. (Marion IA), Address range comparison system using multiplexer for detection of range identifier bits stored in dedicated RAM\s.
  5. Chin Danny (West Windsor Township NJ) Peters ; Jr. Joseph E. (East Brunswick NJ) Taylor ; Jr. Herbert H. (Hopewell Township NJ), Advanced massively parallel computer using a field of the instruction to selectively enable the profiling counter to inc.
  6. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Apparatus and method for autonomic hardware assisted thread stack tracking.
  7. Kroening, James L.; O'Neal, IV, Frank W., Apparatus and method for checking component compatibility in a build to order computer system.
  8. Hussain, Riaz Y.; John, Jr., Chester Charles; Levine, Frank Eliot; Richardson, Christopher Michael; Urguhart, Robert J., Apparatus and method for creating an indexed database of symbolic data for use with trace data of a computer program.
  9. Dimpsey,Robert Tod; Levine,Frank Eliot; Urquhart,Robert John, Apparatus and method for dynamic instrumenting of code to minimize system perturbation.
  10. Starke William John, Apparatus and method for executing instructions that select a storage location for output values in response to an oper.
  11. Pardo Ilan,ILX ; Shamir David,ILX ; Shterman Danny,ILX ; Katz Itai,ILX ; Nelson Edward C. ; Cummins Mark E., Apparatus and method for implementing watchpoints and breakpoints in a data processing system.
  12. Joseph Vappala John ; Shadowens Mark Benjamin ; Thompson Craig Warren ; Chen John Chung-Lin, Apparatus and method for providing a facility for managing versions and configurations of persistent and transient objec.
  13. Luu Duc (Paris FRX) deRivet Philippe-Hubert (Paris FRX) Bradley John J. (Garches MA FRX) Franklin Benjamin S. (Cambridge MA), Apparatus and method for semaphore initialization in a multiprocessing computer system for process synchronization.
  14. Jouppi, Norman Paul; Farkas, Keith Istvan, Apparatus and method for speculative prefetching after data cache misses.
  15. Borkenhagen John Michael ; Eickemeyer Richard James ; Flynn William Thomas ; Kunkel Steven R. ; Levenstein Sheldon Bernard ; Wottreng Andrew Henry, Apparatus and method to guarantee forward progress in execution of threads in a multithreaded processor.
  16. Suganuma, Wakako; Shimizu, Sumito; Yamada, Atsushi; Suzuki, Shohei; Yamamoto, Hajime, Apparatus and methods for patterning a reticle blank by electron-beam inscription with reduced exposure of the reticle blank by backscattered electrons.
  17. Dreyer Robert S. (Sunnyvale CA) Alpert Donald B. (Santa Clara CA), Apparatus for monitoring the performance of a microprocessor.
  18. Bourrez Jean-Marie (Versailles FRX), Apparatus for synchronizing and allocating processes among several processors of a data processing system.
  19. Patel Sanjay ; Talcott Adam ; Cherabuddi Rajasekhar, Apparatus including a fetch unit to include branch history information to increase performance of multi-cylce pipelined branch prediction structures.
  20. Shiomi,Takakazu; Hayama,Satoru; Hiramoto,Takeshi; Kubooka,Yuko; Doi,Shigenori, Application execution apparatus and method.
  21. Marhic Gerard,FRX, Assembly of electrode body and electrode carrier for a plasma torch.
  22. Fluhr, Eric J.; Hinojosa, Joaquin; Kalla, Ronald N.; Ronchetti, Bruce J.; Sinharoy, Balaram, Atomic quad word storage in a simultaneous multithreaded system.
  23. Humelsine James E. (Neptune NJ) Ling Moses M. (Warren NJ) Olson ; III Carl H. (Livingston NJ) Warty Pramod (Freehold NJ), Automated software regression test and compilation system.
  24. Wong, William H.; Bozack, Christopher J., Automated test system and method for computer factory install environment.
  25. Lin Fong-Lu (San Jose CA), Automatic cache flush with readable and writable cache tag memory.
  26. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Autonomic method and apparatus for counting branch instructions to generate branch statistics meant to improve branch predictions.
  27. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Autonomic method and apparatus for hardware assist for patching code.
  28. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Autonomic method and apparatus for hardware assist for patching code.
  29. Dimpsey, Robert Tod; Levine, Frank Eliot; Urquhart, Robert John, Autonomic test case feedback using hardware assistance for code coverage.
  30. Dimpsey, Robert T.; Levine, Frank E.; Urquhart, Robert J., Autonomic test case feedback using hardware assistance for data coverage.
  31. Baxter Glenn A. ; Buch Kiran B. ; Pang Raymond C. ; Law Edwin S., Boundary scan chain with dedicated programmable routing.
  32. Puzak, Thomas R.; Hartstein, Allan M.; Charney, Mark; Prener, Daniel A.; Oden, Peter H.; Srinivasan, Vijayalakshmi, Branch history guided instruction/data prefetching.
  33. Fite David B. (Northboro MA) Murray John E. (Acton MA) Manley Dwight P. (Holliston MA) McKeon Michael M. (Grafton MA) Fite Elaine H. (Northboro MA) Salett Ronald M. (Framingham MA) Fossum Tryggve (No, Branch prediction.
  34. Brown ; III John F. (Northboro MA) Persels Shawn (Northboro MA) Meyer Jeanne (Watertown MA), Branch prediction unit for high-performance processor.
  35. Underwood, Roy Aaron, Business components framework.
  36. Bunnell James C. (Ontario CA), CPU activity monitoring through cache watching.
  37. Baylor Sandra Johnson ; Bolmarcich Anthony Simon ; Hsu Yarsun ; Wu Ching-Farn Eric, Cache coherence for lazy entry consistency in lockup-free caches.
  38. Baylor Sandra Johnson ; Hsu Yarsun, Cache coherence protocol for reducing the effects of false sharing in non-bus-based shared-memory multiprocessors.
  39. Michelsen Jeff M. (Mesa AZ) Murray Joseph (Scottsdale AZ), Cache controller and method for dumping contents of a cache directory and cache data random access memory (RAM).
  40. Green Daniel, Candy dispenser.
  41. Pentovski Vladimir ; Bennett Gerald ; Fischer Stephen A. ; Heit Eric ; Hinton Glenn J. ; Roussel Patrice L., Checking data type of operands specified by an instruction using attributes in a tagged array architecture.
  42. John E. Harrold, Child resistant blister pack container with compound action release mechanism.
  43. Hinton Glenn J. (Portland OR) Martell Robert W. (Hillsboro OR) Fetterman Michael A. (Hillsboro OR) Papworth David B. (Beaverton OR) Schwartz James L. (Portland OR), Circuit and method for scheduling instructions by predicting future availability of resources required for execution.
  44. Goetz Bernhard,DEX ; Russ Ivo,DEX, Circuit arrangement for a sensor element.
  45. Bates,Cary Lee; Santosuosso,John Matthew, Code coverage with an integrated development environment.
  46. Blandy Geoffrey Owen ; Saba Maher Afif ; Urquhart Robert J., Code instrumentation system with non intrusive means and cache memory optimization for dynamic monitoring of code segme.
  47. David J. Schneider ; Gary L Claypoole ; Johnny Michael Sandlin, Colorimeter apparatus and related process.
  48. Comp,Lynn A.; Jebson,Anthony, Combining compilation and instruction set translation.
  49. Grumann, Doug; Carl, Michael Richard; Turicchi, Jr., Thomas Edwin, Common software application definition for resource management.
  50. Hunter David P. ; Colgate William K. ; Sites Richard L. ; Van Baak Thomas, Compiler generating functionally-alike code sequences in an executable program intended for execution in different run-.
  51. Sprecher, Reginald W.; Heidebrecht, Thomas L.; Thomas, David E.; Leising, Daniel E., Component loader for industrial control device providing resource search capabilities.
  52. Fetterolf David T. (San Diego CA) Kim John R. (San Diego CA) Lindroth ; Jr. Clifford A. (San Diego CA), Computer address analyzer having a counter and memory locations each storing count value indicating occurrence of corres.
  53. Mithal, Arvind; Shen, Xiaowei; Rogel, Lawrence, Computer architecture for shared memory access.
  54. Henzinger Monika Hildegard ; Leung Shun-Tak Albert ; Sites Richard L. ; Vandevoorde Mark T. ; Weihl William Edward, Computer method and apparatus for analyzing program instructions executing in a computer system.
  55. Weil, Michael S.; Nau, Steven N.; Webb, Wayne P., Computer software implemented framework for configuration and release management of group systems software, and method for same.
  56. Plum Thomas S., Computer software testing method and apparatus.
  57. Brown ; III John F. (Northborough MA) Uhler G. Michael (Marlborough MA) Sites Richard L. (Boylston MA), Computer system performance evaluation system and method.
  58. Denny William Michael (Santa Barbara CA) Hagen Russell Louis (Goleta CA) Leung Steve Ka-Lai (Santa Barbara CA), Computer system performance indicator.
  59. Flores Fernando ; Bell ; III Chauncey F. ; Flores Pablo A. ; Flores Rodrigo F. ; Icaza Raul Medina-Mora,MXX ; McAfee John A. ; Nunez Manuel Jasso ; Buchler Thomas G. ; White Thomas E. ; Redenbaugh Ru, Computerized method and system for managing business processes using linked workflows.
  60. Hinkley Douglas A. ; Fixemar James V. ; Barta John, Conductive joint formed by electron beam welding and method thereof.
  61. Benitez Manuel E. ; Mattson ; Jr. James S. ; Buzbee William B. ; Shah Lacky V., Control path evaluating trace designator with dynamically adjustable thresholds for activation of tracing for high (hot) activity and low (cold) activity of flow control.
  62. Barry, Edwin F., Control processor dynamically loading shadow instruction register associated with memory entry of coprocessor in flexible coupling mode.
  63. McMillan Andrew H. ; Bartson Brent Allen ; Steenstra James Alan ; Reid Lee, Control program tracking and display system.
  64. Meier Stephan G. ; Juffa Norbert ; Achenbach Michael D. ; Weber Frederick D., Converting register data from a first format type to a second format type if a second type instruction consumes data produced by a first type instruction.
  65. Jaggar David Vivian, Coprocessor opcode division by data type.
  66. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Counting instruction and memory location ranges.
  67. Kurihara, Toshihiko; Le, Hung Qui; Mericas, Alexander Erik; Mirabella, Robert Dominick; Mitsubayashi, Hideki; Okuno, Michitaka; Tokoro, Masahiro, Counting latencies of an instruction table flush, refill and instruction execution using a plurality of assigned counters.
  68. Bartfai,Robert F.; Doxtader,John W.; Lundin,Leroy R.; Moyer,Dawn S.; Rash,Nicholas P., Critical adapter local error handling.
  69. John Henri Royal ; Christian Friedrich Gottzmann ; Arun Acharya ; Gary D. Lang, Cryogenic vessel system with pulse tube refrigeration.
  70. Ganapathy, Kumar; Kanapathipillai, Ruban, DSP data type matching for operation using multiple functional units.
  71. Auvinen Stuart T. (Santa Cruz CA) Nale William H. (Livermore CA), Data cache management system with test mode using index registers and CAS disable and posted write disable.
  72. Gupta Rajiiv ; Karp Alan H., Data merging method and apparatus for shared memory multiprocessing computer systems.
  73. Matsuzaki Toshimichi (Mino JPX) Higaki Nobuo (Osaka JPX), Data processing apparatus handling plural divided interruption.
  74. Yoshida, Toyohiko; Fujii, Hideyuki, Data processing device.
  75. Baba, Yosuke; Kato, Motoyuki; Nishimura, Yasuhiro; Yanagi, Hiroyuki; Nakagawa, Shiji, Data processing device equipped with a thread switching circuit.
  76. Ohkami Takahide (Kanagawa JPX) Iijima Nobuyuki (Kanagawa JPX) Sakamoto Teijiro (Kanagawa JPX) Hirai Toshiyuki (Kanagawa JPX), Data processing system for array computation.
  77. Snyder Michael Dean, Data processing system having a data prefetch mechanism and method therefor.
  78. Ishimi Kouichi,JPX ; Saito Yuichi,JPX, Data processor with cache memory.
  79. Shigeru Suganuma JP, Data type conversion based on comparison of type information of registers and execution result.
  80. Tanaka Hirohisa,JPX ; Sumi Fumio,JPX ; Odani Kensuke,JPX ; Tanaka Akira,JPX, Debugging support apparatus, a parallel execution information generation device, a computer-readable recording medium storing a debugging support program, and a computer-readable recording medium sto.
  81. Tran Thang M. ; Witt David B., Delayed update register for an array.
  82. Zuraski ; Jr. Gerald D. (Austin TX) White Scott A. (Austin TX) Chinnakonda Murali S. (Austin TX) Christie David S. (Austin TX), Dependency checking and forwarding of variable width operands.
  83. Yates, John S.; Reese, David L.; Van Dyke, Korbin S., Detecting modification to computer memory by a DMA device.
  84. Schmuck, Frank B.; Wyllie, James C., Detecting when to prefetch inodes and then prefetching inodes in parallel.
  85. Choi Jong-Deok ; Srinivasan Harini, Deterministic replay of multithreaded applications.
  86. Dalrymple Monte J. (Fremont CA) Smith Don (Los Gatos CA), Device for timing interrupt acknowledge cycles.
  87. Takai Kazuki (Ichikawa JPX) Teraguchi Yuuji (Toda JPX) Nakatani Mitsuo (Toda JPX), Disc loading structure.
  88. Donohue Seamus,IRX, Distribution of software updates via a computer network.
  89. Butterfield Gary, Door knob sanitizing device.
  90. Okayasu Toshiyuki,JPX ; Iwamoto Satoshi,JPX, Driver circuit with temperature correction circuit.
  91. Krause Michael R. ; Ishijima Yoshihiro, Dynamic function replacement for streams framework.
  92. Blythe,Christopher James; Cuomo,Gennaro A.; Daughtrey,Erik A.; Hogstrom,Matt R., Dynamic thread pool tuning techniques.
  93. Burrows Michael, Dynamically determining instruction hint fields.
  94. Gary L Vondran, Jr., Efficient I-cache structure to support instructions crossing line boundaries.
  95. Gum Peter H. (Poughkeepsie NY) Levin Arthur L. (Pleasant Valley NY) Smith Ronald M. (Wappingers Falls NY) Wilson John H. (Austin TX), Efficient trace method adaptable to multiprocessors.
  96. Le, Bich-Cau, Emulation system that uses dynamic binary translation and permits the safe speculation of trapping operations.
  97. Guglielmi Guido ; Sepetka Ivan, Endovascular electrolytically detachable wire and tip for the formation of thrombus in arteries, veins, aneurysms, vascu.
  98. Vriezen John J. (Zumbrota MN) Niemeyer Robin N. (Eau Claire WI), Enhanced semaphore architecture.
  99. Browning, Luke Matthew, Enhanced thread processing.
  100. Johnson, David C.; Fuller, Douglas A., Event counter.
  101. Sato,Mitsuru; Kumon,Kouichi, Event measuring apparatus and method, computer readable record medium in which an event measuring program is stored, and computer system.
  102. Froehler Brian C. (Belmont CA), Exonuclease-resistant oligonucleotides.
  103. Flynn William Thomas, Facilities for detailed software performance analysis in a multithreaded processor.
  104. James J. McElroy ; Clark Johnson, Fault tolerant computing system using instruction counting.
  105. Woodall,Thomas R.; Hama,Mark C., Generating data type token value error in stream computer.
  106. Chapple, James S., Hardware event based flow control of counters.
  107. Mandyam Sriram ; O'Krafka Brian Walter ; Raghavan Ramanathan ; Ramirez Robert James ; Tokugawa Miwako, Hardware verification tool for multiprocessors.
  108. Mandyam Sriram ; O'Krafka Brian Walter ; Raghavan Ramanathan ; Ramirez Robert James ; Tokugawa Miwako, Hardware verification tool for multiprocessors.
  109. Lubkin David C. (Nashua NH) Robinson Douglas B. (Hollis NH) Chase ; Jr. Robert P. (Newton MA) Leach Paul J. (Winchester MA) McCue ; III Daniel L. (Framingham MA) Leblang David B. (Wayland MA), Heterogenous software configuration management apparatus.
  110. Holmberg, Per Anders, Hierarchical memory for efficient data exchange control.
  111. Berc Lance M. ; Ghemawat Sanjay ; Henzinger Monika H. ; Sites Richard L. ; Waldspurger Carl A ; Weihl William E., High frequency sampling of processor performance counters.
  112. Acquaviva Thomas (Penfield NY) Brant William (Rochester NY) Cruz Randolph (Rochester NY), High speed printed sheet stacking and registration system.
  113. Holtey Thomas O. (Newton MA), I/O Request interrupt mechanism.
  114. Creedon Tadhg (Galway IEX) Hickey John (Galway IEX) O\Neil Eugene G. (Galway IEX), Implementation efficient interrupt select mechanism.
  115. Hervin Mark W. ; Garibay ; Jr. Raul A., In a pipelined processor, setting a segment access indicator during execution stage using exception handling.
  116. Eick Stephen Gregory (Naperville IL), Information display apparatus and methods.
  117. Kenji Matsubara JP; Toshihiko Kurihara JP; Hiromitsu Imori JP, Information processing system with prefetch instructions having indicator bits specifying cache levels for prefetching.
  118. Kenjiro Watanabe JP; Akio Saito JP; Taiji Yoshinari JP; Yohei Sato JP, Ink jet recording head and recording apparatus using the same.
  119. Westcott Douglas W. (Rhinebeck NY) White Valerie (Poughkeepsie NY), Instruction sampling instrumentation.
  120. Kim, Nam-Seog; Cho, Uk-Rae; Kim, Tae-Hyoung, Integrated circuit with on-chip termination.
  121. Hong Juehui ; Tammer Olev ; Valencia Salomon X., Integrated shell-and-chasis construction for a desktop image-related device.
  122. Levin Arthur L. (Pleasant Valley NY) Rain Don W. (Poughkeepsie NY) Thomas David J. (Poughkeepsie NY), Internal performance monitoring by event sampling.
  123. Shek Edde Tang Tin ; Stubbs Robert E., Interrupt mechanism on NorthBay.
  124. Mealey Bruce Gerard ; Van Fleet James William ; Williams Michael Stephen, Interrupt vectoring for optionally architected facilities in computer systems.
  125. Agrawal Prathima ; Goldberg Aaron Jay ; Trotter John Andrew, Interrupt-based hardware support for profiling memory system performance.
  126. Ito, Hiroyuki, Interruption managing device and interruption managing method.
  127. Matsushiro, Hideo; Kawaji, Mitsuo; Sugimoto, Tomohiro, Inverter control device for driving a motor and an air conditioner.
  128. Matsuda, Yoshimoto; Tomari, Hironori, Jet-propulsion watercraft.
  129. Oakland Erick ; Simpson Richard,GBX, Left and right justification of single precision mantissa in a double precision rounding unit.
  130. Srivastava Amitabh, Link time optimization with translation to intermediate program and following optimization techniques including program.
  131. Chase David R. ; Kendall Samuel C. ; Mitchell Mark Patrick, Link-time and run-time error detection, and program instrumentation.
  132. Sidwell Nathan Mackenzie,GBX ; Barnaby Catherine Louise,GBX, Manipulation of data.
  133. Subrahmanyam Pratap, Mechanism for finding spare registers in binary code.
  134. Lowney Paul Geoffrey ; Goodwin David William ; Cohn Robert, Mechanism for re-writing an executable having mixed code and data.
  135. Bungo,Motohiko, Memory module indicator device.
  136. Sperber, Zeev; Peled, Guy; Orenstein, Doron; Cohen, Ehud; Malka, Gabi, Memory system for multiple data types.
  137. Donohue Seamus Brendan,IEX, Method and a mechanism for synchronized updating of interoperating software.
  138. Casey, Bernice E.; Castano, Jose R.; Corbin, George E.; Dunlap, Gregory L.; Godbey, Kevin L., Method and an apparatus for providing cross product automated user assistance in the planning, configuration, and management of information systems.
  139. Jaeckel Louis A. (Ukiah CA), Method and apparatus for a sparse distributed memory system.
  140. Rees Andrew John ; O'Brien Stephen Caine ; Krystad Peter D., Method and apparatus for analyzing software executed in embedded systems.
  141. O'Brien Stephen Caine ; Maxwell ; III Sidney R., Method and apparatus for analyzing software in a language-independent manner.
  142. O'Brien, Stephen Caine; Maxwell, III, Sidney R., Method and apparatus for analyzing software in a language-independent manner.
  143. Peterson, James R.; Munshi, Aaftab; Sriti, Mohammed, Method and apparatus for appending memory commands during a direct memory access operation.
  144. Granston Elana D. ; Holler Anne M., Method and apparatus for automatically determining which compiler options should be used when compiling a computer prog.
  145. Dimpsey,Robert Tod; Levine,Frank Eliot; Urquhart,Robert John, Method and apparatus for autonomic test case feedback using hardware assistance for code coverage.
  146. Dimpsey,Robert Tod; Levine,Frank Eliot; Urquhart,Robert John, Method and apparatus for autonomic test case feedback using hardware assistance for data coverage.
  147. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Method and apparatus for autonomically initiating measurement of secondary metrics based on hardware counter values for primary metrics.
  148. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for autonomically initiating measurement of secondary metrics based on hardware counter values for primary metrics.
  149. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for autonomically moving cache entries to dedicated storage when false cache line sharing is detected.
  150. Virgil Niles Kynett ; Steven E. Wells, Method and apparatus for calibrating analog sensor measurement.
  151. Burridge, Richard N.; Kesselman, Jeffrey P., Method and apparatus for collocating dynamically loaded program files.
  152. Gouriou,Eric; Hundt,Robert; Saraswati,Sujoy; Rai,Sushanth; Sharpe,Edward, Method and apparatus for controlling execution of a child process generated by a modified parent process.
  153. Rotem Shai (Hofit ILX) Lavi Benny (Haifa ILX) Kagan Michael (Maale Hagalil ILX), Method and apparatus for controlling the saving of pipelines in pipelined processors during trap handling.
  154. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Pineda, Enio Manuel; Richardson, Christopher Michael; Urquhart, Robert John, Method and apparatus for counting execution of specific instructions and accesses to specific data locations.
  155. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for counting instruction and memory location ranges.
  156. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Pineda,Enio Manuel; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for counting instruction execution and data accesses.
  157. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for counting instruction execution and data accesses for specific types of instructions.
  158. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for counting interrupts by type.
  159. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Method and apparatus for determining computer program flows autonomically using hardware assisted thread stack tracking and cataloged symbolic data.
  160. Ravichandran Hari K., Method and apparatus for dynamically optimizing an executable computer program using input data.
  161. Holzle Urs ; Griesemer Robert ; Griswold David, Method and apparatus for dynamically optimizing byte-coded programs.
  162. Long, Dean R. E.; Fresko, Nedim, Method and apparatus for efficiently tracking monitors.
  163. Tokar, Yakov; Gur, Amit; Efrat, Jacob; Schupper, Doron, Method and apparatus for filling lines in a cache.
  164. Dimpsey, Robert Tod; Levine, Frank Eliot; Urquhart, Robert John, Method and apparatus for hardware assistance for prefetching a pointer to a data structure identified by a prefetch indicator.
  165. Alexander, III, William Preston; Levine, Frank Eliot; Urquhart, Robert John, Method and apparatus for identifying access states for variables.
  166. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for identifying false cache line sharing.
  167. McCormick, Jr., James E; Undy, Stephen R.; Soltis, Jr., Donald Charles, Method and apparatus for implementing a single-syllable IP-relative branch instruction and a long IP-relative branch instruction in a processor which fetches instructions in bundle form.
  168. Hwu, Wen-mei William; Merten, Matthew Carl; Trick, Andrew Raymond; George, Christopher Neith; Gyllenhaal, John Christopher, Method and apparatus for instruction execution hot spot detection and monitoring in a data processing unit.
  169. Davidson, Joel Roger; Derrick, John Edward; Mericas, Alexander Erik, Method and apparatus for instruction sampling for performance monitoring and debug.
  170. Levine, Frank Eliot; Richardson, Christopher Michael; Silha, Edward John, Method and apparatus for maintaining performance monitoring structures in a page table for use in monitoring performance of a computer program.
  171. Levine, Frank Eliot; Richardson, Christopher Michael; Silha, Edward John, Method and apparatus for maintaining performance monitoring structures in a page table for use in monitoring performance of a computer program.
  172. Hastings Reed, Method and apparatus for modifying relocatable object code files and monitoring programs.
  173. Roth Charles P. ; Levine Frank E., Method and apparatus for monitoring address translation performance.
  174. Ramachandran, Puthukode G.; Sanchez, John Conrad; Ullmann, Lorin Evan; Williams, Mark Joseph, Method and apparatus for monitoring compatibility of software combinations.
  175. Davidson, Joel Roger; Laurens, Judith E. K.; Mericas, Alexander Erik, Method and apparatus for monitoring the performance of internal queues in a microprocessor.
  176. Fritz A. Boehm ; Jean Anne Booth, Method and apparatus for object cache registration and maintenance in a networked software development environment.
  177. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and apparatus for optimizing code execution using annotated trace information having performance indicator and counter information.
  178. Ault Donald F. ; Forsythe John M., Method and apparatus for performing a semaphore operation.
  179. Dimpsey, Robert Tod; Levine, Frank Eliot; Urquhart, Robert John, Method and apparatus for prefetching data from a data structure.
  180. Dimpsey, Robert Tod; Levine, Frank Eliot; Urquhart, Robert John, Method and apparatus for prefetching data from a data structure.
  181. Coldewey, Dirk, Method and apparatus for prefetching recursive data structures.
  182. Bortnikov Vita,ILX ; Mendelson Bilha,ILX ; Novick Mark,ILX ; Schmidt William Jon ; Shavit-Lottem Inbal,ILX, Method and apparatus for profile-based reordering of program portions in a computer program.
  183. O'Neil Joseph Thomas ; Sibal Sandeep, Method and apparatus for providing a dynamic service composition software architecture.
  184. Alpert Donald ; Hammond Gary, Method and apparatus for providing address breakpoints, branch breakpoints, and single stepping.
  185. Alpert Donald (Santa Clara CA) Hammond Gary N. (Campbell CA), Method and apparatus for providing breakpoints on taken jumps and for providing software profiling in a computer system.
  186. Gary Hammond ; Donald Alpert ; Kevin Kahn ; Harsh Sharangpani, Method and apparatus for providing event handling functionality in a computer system.
  187. Dimpsey,Robert Tod; Levine,Frank Eliot; Urquhart,Robert John, Method and apparatus for providing hardware assistance for code coverage.
  188. Dimpsey,Robert Tod; Levine,Frank Eliot; Urquhart,Robert John, Method and apparatus for providing hardware assistance for data access coverage on dynamically allocated data.
  189. Bonola Thomas J., Method and apparatus for providing seamless hooking and intercepting of selected kernel and HAL exported entry points in an operating system.
  190. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Method and apparatus for qualifying collection of performance monitoring events by types of interrupt when interrupt occurs.
  191. Kadambi, Sudarshan; Balakrishnan, Vijay; Yamamoto, Wayne I., Method and apparatus for reducing the effects of hot spots in cache memories.
  192. Chrysos George Z. ; Dean Jeffrey ; Hicks James E. ; Leibholz Daniel L. ; McLellan Edward J. ; Waldspurger Carl A. ; Weihl William E., Method and apparatus for sampling multiple potentially concurrent instructions in a processor pipeline.
  193. Thangadurai George ; Chung Chih-Hung, Method and apparatus for servicing simultaneous I/O trap and debug traps in a microprocessor.
  194. Koskinen, Jukka; Leskinen, Mikko; Hanhinen, Jaakko, Method and apparatus for sootblowing recovery boiler.
  195. Ungar, David, Method and apparatus for testing a process in a computer system.
  196. Trauben Richard D. (Morgan Hill CA), Method and apparatus for unobtrusively monitoring processor states and characterizing bottlenecks in a pipelined process.
  197. Cavanaugh, Becky; Gowin, Jr., Robert Douglas; Hennenhoefer, Eric T., Method and apparatus that simulates the execution of paralled instructions in processor functional verification testing.
  198. Merchant, Amit; Bilgin, Selim; Sprunt, Brinkley, Method and apparatus to monitor the performance of a processor.
  199. Yasoshima Hiroyuki ; Kabuo Hideyuki,JPX, Method and circuit for delayed branch control and method and circuit for conditional-flag rewriting control.
  200. Saini Avtar (San Jose CA), Method and circuitry for performing multiple stack operations in succession in a pipelined digital computer.
  201. Sato, Makoto; Hirooka, Takashi, Method and compiler for rearranging array data into sub-arrays of consecutively-addressed elements for distribution processing.
  202. Yamaura, Shinichi, Method and system dynamically presenting the branch target address in conditional branch instruction.
  203. Mutz,Stephane; Desmicht,Eric; Nouvet,Thierry, Method and system for accelerated access to a memory.
  204. DeWitt, Jr., Jimmie Earl; Levine, Frank Eliot; Richardson, Christopher Michael; Urquhart, Robert John, Method and system for autonomic execution path selection in an application.
  205. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and system for autonomic monitoring of semaphore operation in an application.
  206. DeWitt, Jr., Jimmie E.; Levine, Frank E.; Richardson, Christopher M.; Urquhart, Robert J., Method and system for autonomic monitoring of semaphore operations in an application.
  207. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and system for autonomic performance improvements in an application via memory relocation.
  208. Holmberg Per,SEX, Method and system for branch prediction.
  209. Frank Eliot Levine ; Robert J. Urguhart, Method and system for compensating for instrumentation overhead in trace data by computing average minimum event times.
  210. Zimmer, Vincent J.; Datta, Sham M., Method and system for concurrent handler execution in an SMI and PMI-based dispatch-execution framework.
  211. Kahle James A. ; Mallick Soummya ; McDonald Robert G., Method and system for constructing a program including out-of-order threads and processor and method for executing threa.
  212. Mericas,Alexander Erik, Method and system for counting non-speculative events in a speculative processor.
  213. Davidson, Joel Roger; Le, Hung Oui; Mericas, Alexander Erik, Method and system for detecting a flush of an instruction without a flush indicator.
  214. Kevin J. Ziese, Method and system for dynamically distributing updates in a network.
  215. Bret Ronald Olszewski ; Edward Hugh Welbon, Method and system for dynamically locating frequently accessed memory regions or locations.
  216. Roth Charles P. ; Wright Charles G., Method and system for halting processor execution in response to an enumerated occurrence of a selected combination of i.
  217. Levine Frank Eliot (Austin TX) Roth Charles Philip (Austin TX) Welbon Edward Hugh (Austin TX), Method and system for performance monitoring of dispatch unit efficiency in a processing system.
  218. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Method and system for performance monitoring through identification of frequency and length of time of execution of ser.
  219. Gover Frank Carl ; Levine Frank Eliot ; Welbon Edward Hugh, Method and system for performance monitoring through monitoring an order of processor events during execution in a proce.
  220. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Method and system for performance monitoring time lengths of disabled interrupts in a processing system.
  221. Gover Frank C. (Round Rock TX) Levine Frank E. (Austin TX) Welbon Edward H. (Austin TX), Method and system for performance monitoring within a data processing system.
  222. Cantrill, Bryan, Method and system for postmortem identification of falsely shared memory objects.
  223. Joel Roger Davidson ; Judith K. Laurens ; Alexander Erik Mericas ; Kevin F. Reick, Method and system for providing temporal threshold support during performance monitoring of a pipelined processor.
  224. DeWitt, Jr.,Jimmie Earl; Levine,Frank Eliot; Richardson,Christopher Michael; Urquhart,Robert John, Method and system for recording events of an interrupt using pre-interrupt handler and post-interrupt handler.
  225. Heisch Randall Ray, Method and system for reordering the instructions of a computer program to optimize its execution.
  226. Gover, Frank Carl; Levine, Frank Eliot; Olszewski, Bret R.; Roth, Charles Philip; Welbon, Edward Hugh; Wright, Charles, Method and system for selecting and distinguishing an event sequence using an effective address in a processing system.
  227. Maxwell, III, Sidney Richards; Steinberger, Michael Louis, Method and system for simulating execution of a target program in a simulated target system.
  228. Smolders Luc Rene, Method and system for software instruction level tracing in a data processing system.
  229. Hooker Richard Arthur, Method and system for tabulation of execution performance.
  230. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Method and system for tracking instruction progress within a data processing system.
  231. Floyd, Michael S.; Jordan, Paul J.; Leitner, Larry S., Method and system for triggering a debugging unit.
  232. Damron, Peter C., Method for apparatus for prefetching linked data structures.
  233. Cohen Paul E. (Hopkinton MA), Method for counting the number of program instruction completed by a microprocessor.
  234. Kurpanek Gordon (Sunnyvale CA) Delano Eric (Fort Collins CO) Buckley Michael A. (Windsor CO) Bryg William R. (Saratoga CA), Method for decreasing time penalty resulting from a cache miss in a multi-level cache system.
  235. Young B. Arlen, Method for enhancing performance of a RAID 1 read operation using a pair of I/O command blocks in a chain structure.
  236. Dean Jeffrey ; Eustace Robert A. ; Hicks James E. ; Waldspurger Carl A. ; Weihl William E., Method for estimating execution rates of program execution paths.
  237. Dean Jeffrey ; Hicks James E. ; Root Stephen C. ; Waldspurger Carl A. ; Weihl William E., Method for estimating statistics of properties of interactions processed by a processor pipeline.
  238. Adl-Tabatabai, Ali-Reza; Lueh, Guei-Yuan; Shpeisman, Tatiana, Method for fast exception handling.
  239. Aizikowitz, Nava; Feldman, Vitaly; Zaks, Ayal, Method for identifying calls in java packages whose targets are guaranteed to belong to the same package.
  240. Henzinger Monika Hildegard ; Leung Shun-Tak Albert ; Sites Richard L. ; Vandevoorde Mark T. ; Weihl William Edward, Method for identifying reasons for dynamic stall cycles during the execution of a program.
  241. Pettis Karl W. (San Jose CA) Hansen Robert C. (Santa Clara CA), Method for optimizing computer code to provide more efficient execution on computers having cache memories.
  242. Okada Tetsuhiko (Hachioji JPX) Nishii Osamu (Inagi JPX) Takeda Hiroshi (Higashi-Yamato JPX), Method for prefetching pointer-type data structure and information processing apparatus therefor.
  243. Burky,William E.; Eickemeyer,Richard J.; Kalla,Ronald N.; Levitan,David S.; Sinharoy,Balaram; Ward, III,John W., Method for resource balancing using dispatch flush in a simultaneous multithread processor.
  244. Jeffrey A. Dean ; Carl A. Waldspurger, Method for scheduling contexts based on statistics of memory system interactions in a computer system.
  245. Chrysos, George Z.; Dean, Jeffrey A.; Hicks, Jr., James E.; Waldspurger, Carl A.; Weihl, William E., Method for scheduling threads in a multithreaded processor.
  246. Vasanth Bala, Method for selecting active code traces for translation in a caching dynamic translator.
  247. Chu, Chia-Chin; Chen, Yung-Huei, Method for solving intermission of streaming data and associated device thereof.
  248. Faraboschi Paolo ; Raje Prasad, Method for storing and decoding instructions for a microprocessor having a plurality of function units.
  249. Oxenkrug, Gregory, Method for treating depression.
  250. Bienvenu Jacques (Paris FRX) Carre Claude (La Varenne-St-Hilaire FRX) Tuong Duc L. (Paris FRX) Verdier Henri (Paris FRX), Method of and system using P and V instructions on semaphores for transferring data among processes in a multiprocessing.
  251. Sheaffer Gad S.,ILX, Method of branch prediction using loop counters.
  252. Wells Steven (Citrus Heights CA) Hasbun Robert N. (Shingle Springs CA), Method of controlling clean-up of a solid state memory disk storing floating sector data.
  253. Fulkerson Gregory M. (Maple Plain MN) Jennings Michael R. (Bloomington MN) Kaye Stephen A. (Eden Prairie MN) Raddatz Dwaine D. (Hutchinson MN), Method of packaging toothbrushes.
  254. Baror Gigi (Austin TX) Beck Moti (Tel Aviv ILX) Biran Dan (Tel Aviv ILX) Cohen Elliot (Tel Aviv ILX) Hadas Yair (Tel Aviv ILX) Konstantin Benny (Kfar Saba ILX) Levy Jonanthan (Kfar Saba ILX) Marko Re, Method of prechecking the validity of a write access request.
  255. Hsu,Wenchi, Method of prefetching using a incrementing/decrementing counter.
  256. Koning, Maarten, Method of providing direct user task access to operating system data structures.
  257. Harding Henry N., Method of software installation and setup.
  258. Peters Laurent Marie L.,BEX ; Peeters Johan,BEX ; Swinnen Philippe Fran.cedilla.ois Marie Octave Ghislain,BEX ; Gheur Vincent Christophe Marc Marie,BEX, Method to provide a software package and a provider station and a user station realizing the method and a basis software package.
  259. Jones, Scott Thomas; Levine, Frank Eliot; Smolders, Luc Rene; Urquhart, Robert John, Method, apparatus and computer program product for efficient per thread performance information.
  260. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
  261. Burton, David Alan; Fujita, Norio; Morton, Robert Louis; Nakase, Koji, Method, system, and data structures for using metadata in updating data in a storage device.
  262. Luk,Chi Keung; Lowney,Geoff, Methods and apparatus for stride profiling a software application.
  263. Lewis,Brad R.; Boucher,Michael L.; Horton,Noah, Methods and systems for developing data flow programs.
  264. Roy P. D'Souza, Methods for improving reliability while upgrading software programs in a clustered computer system.
  265. David Alan Edwards GB; Glenn Ashley Farrall GB, Microcomputer.
  266. Hooker, Rodney E., Microprocessor with repeat prefetch instruction.
  267. Soga Hiromu (Kitakyushu JPX), Monitor for priority level of task in information processing system.
  268. Walmsley, Simon Robert, Multi-level boot hierarchy for software development on an integrated circuit.
  269. Rantala Glen W. (Menomonee Falls WI) Janke Donald R. (Milwaukee WI), Multiple processor communications system.
  270. Betker,Michael Richard; Nguyen,Han Q.; Schlieder,Bryan; Whalen,Shaun Patrick; Wilshire,Jay Patrick, Multiprocessor system with cache-based software breakpoints.
  271. Keller Thomas W. (Austin TX) Urquhart Robert J. (Austin TX), Non-invasive trace-driven system and method for computer system profiling.
  272. Puente Joe A., Non-penetrating tie restraining device.
  273. Shimotani, Mitsuo; Uekawa, Akio, On-vehicle information processing unit.
  274. Callahan, II, Charles David; Shields, Keith Arnett; Briggs, III, Preston Pengra, Parallelism performance analysis based on execution trace information.
  275. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Performance monitor.
  276. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Performance monitor and method for performance monitoring within a data processing system.
  277. Wiedenman Gregory B. (Woodbury MN) DeGarmo Randy L. (Oakdale MN), Performance monitor for digital computer system.
  278. Freeman-Leigh Rawson, III, Performance monitor synchronization in a multiprocessor system.
  279. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh ; Randolph Jack Chris, Performance monitoring in a data processing system.
  280. Arndt Richard Louis ; Levine Frank Eliot ; Silha Edward John ; Welbon Edward Hugh, Performance monitoring in multiprocessor system with interrupt masking.
  281. Levine Frank Eliot ; Moore Roy Stuart ; Roth Charles Philip ; Welbon Edward Hugh, Performance monitoring of cache misses and instructions completed for instruction parallelism analysis.
  282. Partamian, Noubar; Morichetti, Laurent; Nene, Amitabh; Trick, Andrew, Performance of computer programs while they are running.
  283. Samuel Hammond Duncan ; Glenn Arthur Herdeg ; Ricky Charles Hetherington ; Craig Durand Keefer ; Maurice Bennet Steinman ; Paul Michael Guglielmi, Performance optimization and system bus duty cycle reduction by I/O bridge partial cache line write.
  284. Flora Laurence P. (Valley Center CA), Pipelined microinstruction apparatus and methods with branch prediction and speculative state changing.
  285. Malik, Nadeem, Prefetching mechanism for data caches.
  286. Johnston Gary Martin ; Keren Mila,ILX ; Lindsey Anthony Hayden ; Shaham-Gafni Yael,ILX, Presentation of visual program test coverage information.
  287. Thomas B. Kinney ; T. Eric Christiansen ; Peter D. Hansen ; Bo Ling ; Paul C. Badavas ; Richard L. Thibault, Process control system and method with improved distribution, installation and validation of components.
  288. Sederlund, Edward R.; Quelle, Ernst W.; Bezecny, Helmut A.; Kanse, Johannes C.; Lindesmith, Robert J.; Clement, John L.; Grinwis, Donald; Baca, Jr., Eloy; Dunlap, Dennis J.; Frank, Brent M.; Tibazarw, Process control system with integrated safety control system.
  289. Bienvenu Jacques (Paris FRX) Carre Claude (La Varenne-St-Hilaire FRX) Luu Duc (Paris FRX) Verdier Henri (Paris FRX), Process synchronization utilizing semaphores.
  290. Flachs, Brian King; Hofstee, Harm Peter; Nowka, Kevin John, Processor and method that accelerate evaluation of pairs of condition-setting and branch instructions.
  291. Hammond Gary N., Processor event recognition.
  292. Akkary Haitham ; Chow Kingsum, Processor having multiple program counters and trace buffers outside an execution pipeline.
  293. Witt, David B., Processor including efficient fetch mechanism for L0 and L1 caches.
  294. Berc Lance M. ; Leung Shun-Tak Albert ; Vandevoorde Mark T. ; Weihl William E., Processor performance counter for sampling the execution frequency of individual instructions.
  295. Betker,Michael Richard; Schlieder,Bryan; Whalen,Shaun Patrick; Wilshire,Jay Patrick, Processor system with cache-based software breakpoints.
  296. Yamada, Akira, Processor with trace memory for storing access information on internal bus.
  297. Barber, Jack R.; Gruber, Harry E.; Jolly, Douglas J., Producer cell that generates adenoviral vectors encoding a cytokine and a conditionally lethal gene.
  298. Kaneshiro Shaun ; Hagiwara Junichi,JPX ; Shindo Tatsuya,JPX, Profile instrumentation method and profile data collection method.
  299. Heisch Randall Ray (Austin TX), Profile-based optimizing postprocessors for data references.
  300. Kuch,Gerald Dwayne; Zander,Jason L.; Beckman,Brian C., Profile-driven data layout optimization.
  301. VanHuben Gary Alan ; Ford ; III Carl B., Programmable hardware event monitoring method.
  302. Blythe,Christopher James; Cuomo,Gennaro A.; Daughtrey,Erik A.; Hogstrom,Matt R., Programmatic response-time based workload distribution techniques.
  303. Kalafatis,Stavros; Cranford,Micheal D.; Rodgers,Scott D. "Dion"; Sprunt,Brinkley, Qualification of event detection by thread ID and thread privilege level.
  304. Frields James A., Quick-change mechanism for a tie bar.
  305. Takei, Ken, RFID tag.
  306. Krvavac, Enver, Radio frequency power amplifier active self-bias compensation circuit.
  307. Burns David W. ; Stratton Thomas G., Resonant microbeam temperature sensor.
  308. Megiddo, Nimrod; Mendelson, Bilha, Restructuring of executable computer code and large data sets.
  309. Priem, Curtis; Iwamoto, Rick M., Semaphore enhancement to improve system performance.
  310. Gary R. Hoffman, Sensing downed power lines.
  311. Tran Thang M., Shared branch prediction structure.
  312. Eickemeyer,Richard James; Kunkel,Steven R.; Le,Hung Q, Shared resource queue for simultaneous multithreading processing wherein entries allocated to different threads are capable of being interspersed among each other and a head pointer for one thread is.
  313. Cheng Chuck Cheuk-wing, Single cycle transition pipeline processing using shadow registers.
  314. Mason Andrew Halstead ; Delmonico James Jonathan ; Schumann Reinhard Christoph, Skipping clock interrupts during system inactivity to reduce power consumption.
  315. Mason Andrew Halstead ; Delmonico James Jonathan ; Schumann Reinhard Christoph, Skipping clock interrupts during system inactivity to reduce power consumption.
  316. Adler Michael C. ; Hobbs Steven O. ; Lowney Paul Geoffrey, Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch e.
  317. Randolph C. Smith ; Kay Chan ; Abbey Macias ; Eric Marakovits ; Linda Richards ; Janet Ritzer ; Roger Spotts ; Lisa Stapleton ; Mary Beth Titman, Software patch selection tool.
  318. Blasciak Andrew J. (Colorado Springs CO), Software performance analyzer.
  319. Homing, James J.; Sibert, W. Olin; Tarjan, Robert E.; Maheshwari, Umesh; Home, William G.; Wright, Andrew K.; Matheson, Lesley R.; Owicki, Susan, Software self-defense systems and methods.
  320. Fritz A. Boehm ; Jean Anne Booth, Software system build method and apparatus that supports multiple users in a software development environment.
  321. Schmidt, Eric E.; Lampson, Butler W., Software version management system.
  322. Christie, David S., Stack switching mechanism in a computer system.
  323. Lueh, Guei-Yuan, Static compilation of instrumentation code for debugging support.
  324. Anzai, Ichiro; Akiyama, Ryota, Storage apparatus and access control method.
  325. Legvold Vern J. (Tucson AZ) Cowley Steven C. (Tucson AZ), Storage control system with improved system and technique for destaging data from nonvolatile memory.
  326. Dougherty,Charles B.; Payne,Christopher, System and method for a web-based application development and deployment tracking tool.
  327. Heisch Randall Ray, System and method for acquiring high granularity performance data in a computer system.
  328. Arnold, Matthew R.; Fink, Stephen J.; Grove, David P.; Hind, Michael J.; Sweeney, Peter F., System and method for adaptively optimizing program execution by sampling at selected program points.
  329. James S. Mattson, Jr. ; Richard F. Man, System and method for data coverage analysis of a computer program.
  330. Fisher,Joseph A.; Desoli,Giuseppe, System and method for facilitating profiling an application.
  331. Berry Robert F. ; Franklin Maurice P. ; Gu Weiming ; Hartner William Henry, System and method for low overhead, high precision performance measurements using state transistions.
  332. Berry Robert F. ; Franklin Maurice T. ; Gu Weiming ; Hartner William Henry, System and method for low overhead, high precision performance measurements using state transitions.
  333. Blandy Geoffrey Owen ; Saba Maher Afif ; Urquhart Robert John, System and method for multi-phased performance profiling of single-processor and multi-processor systems.
  334. Levine Frank Eliot ; Moore Roy Stuart ; Roth Charles Philip ; Welbon Edward Hugh, System and method for performance monitoring of instructions in a re-order buffer.
  335. DeWitt Jimmie E. (Georgetown TX) Holck Timothy M. (Austin TX) Summers James H. (Round Rock TX) Emrick Samuel L. (Austin TX), System and method for performing monitoring of resources in a data processing system in real time.
  336. Damron, Peter C., System and method for pre-fetching for pointer linked data structures.
  337. Dean Mark E. (Austin TX), System and method for prefetching information in a processing system.
  338. Wygodny Shlomo,ILX ; Barboy Dmitry,ILX ; Prouss Georgi,UAX ; Vorobey Anatoly,ILX, System and method for remotely analyzing the execution of computer programs.
  339. Aoshima Kinya (Fussa JPX), System and method for resume processing initialization.
  340. Kislanko J. Paul ; Ferguson Brian J. ; Turriff J. Leslie, System and method for testing an application program.
  341. John ; Jr. Chester Charles ; Urquhart Robert J., System and method for tracing instructions in an information handling system without changing the system source code.
  342. Levine Frank Eliot ; Moore Roy Stuart ; Roth Charles Philip ; Welbon Edward Hugh, System and method monitoring instruction progress within a processor.
  343. Choquier, Philippe; Clark, Quentin J.; Devlin, William D.; Dillingham, Lara N.; Ferroni, Cameron J. A.; Grant, Justin; Limprecht, Rodney T.; Ludeman, John F.; Mallet, Alexander E.; Multerer, Boyd C.;, System and method providing virtual applications architecture.
  344. Shaughnessy Steven T., System and methods for monitoring functions in natively compiled software programs.
  345. Mark E. Molloy ; Kristy A. Andrews ; James L. Herren ; David R. Cutler ; Paul Del Vigna, System for automatically generating tests to ensure binary compatibility between software components produced by a source-to-source computer language translator.
  346. Baehr Karl ; Chambers George, System for determining radio listenership.
  347. Frank Steven ; Burkhardt ; III Henry ; Weber Frederick D. ; Lee Linda Q. ; Roskosz John A. ; Byers Brett D. ; Schnorr Peter C. ; Epstein David I., System for inserting instructions into processor instruction stream in order to perform interrupt processing.
  348. Yeh Tse-Yu ; Sharangpani Harshvardhan ; Corwin Michael Paul ; Jamil Sujat, System for processing a cluster of instructions where the instructions are issued to the execution units having a priority order according to a template associated with the cluster of instructions.
  349. Smolders Luc Rene, System for tracing hardware counters utilizing programmed performance monitor to generate trace interrupt after each branch instruction or at the end of each code basic block.
  350. Wibecan Brian F. (Acton MA), System independent interface for performance counters.
  351. Chow Jyh-Herng ; Fuh You-Chin (Gene) ; Mattos Nelson Mendonca ; Tran Brian T., System, method, and program for extending a SQL compiler for handling control statements packaged with SQL query statem.
  352. Nishimori Hiroaki (Tokyo JPX), Test circuit for testing a three-state output buffer gate in a semiconductor integrated circuit.
  353. Ranganathan Kumar, Thread performance analysis by monitoring processor performance event registers at thread switch.
  354. Dwyer ; III Harry ; Levine Frank Eliot ; Welbon Edward Hugh ; Wright Charles Gordon, Thresholding support in performance monitoring.
  355. Christensen Reed K. ; Martell Robert W., Trace event detection during trace enable transitions.
  356. Torrey James M. ; Prickett John M. ; Lloyd Jim L., Trace on/off with breakpoint register.
  357. Swaine,Andrew Brookfield; Williamson,David James; Gotch,Paul Robert, Tracing out-of-order data.
  358. Johnson, Peter J., Transaction processing in a distributed data processing system.
  359. Subrahmanyam Pratap, Transparent instrumentation for computer program behavior analysis.
  360. Petrishe, Charles, Tricycle push handle arrangement.
  361. Hundt,Robert; Ramasamy,Vinodha, Unwinding instrumented program code.
  362. Ghobrial,Shereen M.; Keenleyside,John D., Using identifiers and counters for controlled optimization compilation.
  363. Allen Larry W. (Cambridge MA) Fernandez Gary L. (Concord MA) Kane Kenneth P. (Acton MA) Leblang David B. (Wayland MA) Minard Debra A. (Newton MA) McLean ; Jr. Gordon D. (Brookline MA), Version control system for geographically distributed software development.
  364. Doyama Yoshiaki (Hirakata JPX), Video tape reproducing apparatus with a processor that time-shares different operations.
  365. Johnston Gary Martin ; Keren Mila,ILX ; Lindsey Anthony Hayden ; Shaham-Gafni Yael,ILX, Visual program runtime performance analysis.
  366. Advani Deepak Mohan ; Byron Michael Justin ; Hansell Steven Robert ; Ming Chun Li Todd ; Marino John Paul ; Panda Rajendra Datta ; Pierce James Andrew ; Wang Ko-Yang ; Weinel Dennis George ; Welch Ro, Visualization tool for graphically displaying trace data.
  367. Mehrotra Sharad, Voting data prefetch engine.

이 특허를 인용한 특허 (4)

  1. Fu, Chen; Grechanik, Mark; Xie, Qing, Database anonymization.
  2. Kohavi, Erez; Ainbinder, Evgeniy, Method and apparatus for efficient pre-silicon debug.
  3. Smith, James E.; Khartikov, Denis M.; Hu, Shiliang; Wu, Youfeng, Modified execution using context sensitive auxiliary code.
  4. Gara, Alan; Satterfield, David L.; Walkup, Robert E., Opcode counting for performance measurement.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로