Light emitting diodes with low junction temperature and solid state backlight components including light emitting diodes with low junction temperature
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-033/00
H01L-023/48
H01L-023/52
H01L-029/40
C22C-005/02
C22C-013/00
C22C-030/04
출원번호
US-0011417
(2011-01-21)
등록번호
US-8698184
(2014-04-15)
발명자
/ 주소
Bergmann, Michael John
Williams, Christopher D.
Schneider, Kevin Shawne
Haberern, Kevin
Donofrio, Matthew
출원인 / 주소
Cree, Inc.
대리인 / 주소
Myers Bigel Sibley & Sajovec, P.A.
인용정보
피인용 횟수 :
0인용 특허 :
87
초록▼
A light emitting diode chip a support layer having a first face and a second face opposite the first face, a diode region on the first face of the support layer, and a bond pad on the second face of the support layer. The bond pad includes a gold-tin structure having a weight percentage of tin of 50
A light emitting diode chip a support layer having a first face and a second face opposite the first face, a diode region on the first face of the support layer, and a bond pad on the second face of the support layer. The bond pad includes a gold-tin structure having a weight percentage of tin of 50% or more. The light emitting diode chip may include a plurality of active regions that are connected in electrical series on the light emitting diode chip.
대표청구항▼
1. A light emitting diode chip, comprising: a support layer having a first face and a second face opposite the first face;a diode region on the first face of the support layer; anda die attach pad on the second face of the support layer, the die attach pad comprising a gold-tin structure having a we
1. A light emitting diode chip, comprising: a support layer having a first face and a second face opposite the first face;a diode region on the first face of the support layer; anda die attach pad on the second face of the support layer, the die attach pad comprising a gold-tin structure having a weight percentage of tin greater than 40%, wherein the die attach pad comprises: a first layer of gold;a layer of tin on the first layer of gold;a layer of nickel on the layer of tin; anda second layer of gold on the layer of nickel. 2. The light emitting diode chip of claim 1, wherein the support layer is insulating or semi-insulating. 3. The light emitting diode chip of claim 1, wherein the support layer comprises semi-insulating silicon carbide. 4. The light emitting diode chip of claim 1, wherein the diode region comprises a plurality of isolated active regions on the first face of the support layer, each of the isolated active regions comprising an anode contact and a cathode contact. 5. The light emitting diode chip of claim 4, further comprising a first bond pad on an anode contact of a first one of the isolated active regions and a second bond pad on a cathode contact of a second one of the isolated active regions. 6. The light emitting diode chip of claim 4, wherein the isolated active regions are connected in electrical series. 7. The light emitting diode chip of claim 6, further comprising: a first bond pad on an anode contact of a first one of the isolated active regions and a second bond pad on a cathode contact of a second one of the isolated active regions;a current spreading finger on the anode contact of the first one of the isolated active regions; andan electrical interconnect conductively connecting the cathode contact of the second one of the isolated active regions to the current spreading finger, wherein the current spreading finger extends perpendicular to the electrical interconnect. 8. The light emitting diode chip of claim 4, wherein the isolated active regions are arranged in a row extending from a first end of the support layer to a second end of the support layer opposite the first end, and wherein the cathode contact of each of the isolated active regions is provided on a side of the isolated active region nearest the second end of the support layer. 9. The light emitting diode chip of claim 4, wherein the isolated active regions include a first active region and a second active region adjacent the first active region, the light emitting diode chip further comprising an insulating layer between the first active region and the second active region, and a solid electrical interconnect on the insulating layer and conductively connecting the cathode contact of the first active region to the anode contact of the second active region. 10. The light emitting diode chip of claim 1, wherein a thickness of the layer of tin is about three times a combined thickness of the first layer of gold and the second layer of gold. 11. The light emitting diode chip of claim 1, wherein the weight percentage of tin in the die attach pad is at least about 50%. 12. The light emitting diode chip of claim 1, wherein the weight percentage of tin in the die attach pad is at least about 60%. 13. The light emitting diode chip of claim 1, wherein the weight percentage of tin in the die attach pad is at least about 70%. 14. The light emitting diode chip of claim 1, wherein the weight percentage of tin in the die attach pad is at least about 75%. 15. The light emitting diode chip of claim 1, wherein the weight percentage of tin in the die attach pad is at least about 90%. 16. The light emitting diode chip of claim 1, further comprising a layer of titanium between the die attach pad and the support layer. 17. The light emitting diode chip of claim 16, further comprising a layer of platinum between the die attach pad and the layer of titanium. 18. The light emitting diode chip of claim 17, further comprising a layer of nickel between the die attach pad and the layer of platinum. 19. A light emitting diode chip, comprising: a diode region having a first face and a second face; anda die attach pad on the first face of the diode region, the die attach pad comprising a gold-tin structure having a weight percentage of tin greater than 40%, wherein the die attach pad comprises: a first layer of gold;a layer of tin on the first layer of gold;a layer of nickel on the layer of tin; anda second layer of gold on the layer of nickel. 20. The light emitting diode chip of claim 19, wherein a thickness of the layer of tin is about three times a combined thickness of the first layer of gold and the second layer of gold. 21. The light emitting diode chip of claim 19, wherein the weight percentage of tin in the die attach pad is at least about 50%. 22. The light emitting diode chip of claim 19, wherein the weight percentage of tin in the die attach pad is at least about 60%. 23. The light emitting diode chip of claim 19, wherein the weight percentage of tin in the die attach pad is at least about 70%. 24. The light emitting diode chip of claim 19, wherein the weight percentage of tin in the die attach pad is at least about 75%. 25. The light emitting diode chip of claim 19, wherein the weight percentage of tin in the die attach pad is at least about 90%. 26. The light emitting diode chip of claim 19, further comprising a layer of titanium between the die attach pad and the diode region. 27. The light emitting diode chip of claim 26, further comprising a layer of platinum between the die attach pad and the layer of titanium. 28. The light emitting diode chip of claim 27, further comprising a layer of nickel between the die attach pad and the layer of platinum. 29. The light emitting diode of chip of claim 19, further comprising a substrate on the second face of the diode region opposite the die attach pad. 30. A light emitting diode chip, comprising: a diode region having a first face and a second face; anda die attach pad on the first face of the diode region;wherein the die attach pad comprises: a first layer of gold;a layer of tin on the first layer of gold;a layer of nickel on the layer of tin; anda second layer of gold on the layer of nickel; andwherein a weight percentage of tin in the die attach pad relative to a total weight of the layer of tin and the first and second layers of gold is greater than 20%. 31. The light emitting diode of claim 30, further comprising an anode contact on the second face of the diode region, wherein the die attach pad comprises a cathode contact. 32. The light emitting diode of claim 30, further comprising a cathode contact on the second face of the diode region, wherein the die attach pad comprises an anode contact. 33. The light emitting diode of claim 30, further comprising a substrate on the second face of the diode region and a cathode contact on the substrate, wherein the die attach pad comprises an anode contact. 34. A light emitting diode chip, comprising: a support layer having a first face and a second face opposite the first face;a diode region on the first face of the support layer, wherein the diode region comprises a plurality of isolated active regions on the first face of the support layer, each of the isolated active regions comprising an anode contact and a cathode contact; anda metal die attach pad on the second face of the support layer, wherein the metal die attach pad comprises: a first layer of gold;a layer of tin on the first layer of gold;a layer of nickel on the layer of tin; anda second layer of gold on the layer of nickel. 35. The light emitting diode chip of claim 34, further comprising a first bond pad on an anode contact of a first one of the isolated active regions and a second bond pad on a cathode contact of a second one of the isolated active regions. 36. The light emitting diode chip of claim 34, wherein the isolated active regions are connected in electrical series. 37. The light emitting diode chip of claim 36, further comprising a first bond pad on an anode contact of a first one of the isolated active regions and a second bond pad on a cathode contact of a second one of the isolated active regions. 38. The light emitting diode chip of claim 34, wherein the isolated active regions are arranged in a row extending from a first end of the support layer to a second end of the support layer opposite the first end, and wherein the cathode contact of each of the isolated active regions is provided on a side of the isolated active region nearest the second end of the support layer. 39. The light emitting diode chip of claim 34, wherein the isolated active regions include a first active region and a second active region adjacent the first active region, the light emitting diode chip further comprising an insulating layer between the first active region and the second active region, and an electrical interconnect on the insulating layer and conductively connecting the cathode contact of the first active region to the anode contact of the second active region. 40. The light emitting diode chip of claim 34, wherein the die attach pad comprises a gold-tin structure having a weight percentage of tin greater than 40%. 41. The light emitting diode chip of claim 1, wherein the die attach pad further comprises: a layer of titanium on the second face of the support layer;a layer of platinum on the layer of titanium; anda second layer of nickel between the layer of platinum and the first layer of gold.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (87)
Edmond John A. (Apex NC), Blue light emitting diode formed in silicon carbide.
Edmond John A. (Apex NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC) Bulman Gary E. (Cary NC), Blue light-emitting diode with degenerate junction structure.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Edmond John Adam ; Kong Hua-Shuang ; Doverspike Kathleen Marie ; Leonard Michelle Turner, Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure.
Edmond John Adam ; Kong Hua-Shuang ; Doverspike Kathleen Marie ; Leonard Michelle Turner, Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure.
Lee, Chung Hoon; Yves, Lacroix; Yoon, Hyung Soo; Lee, Young Ju, Light emitting device having a plurality of light emitting cells and package mounting the same.
Kim, Dae Won; Kal, Dae Sung, Light emitting device having isolating insulative layer for isolating light emitting cells from each other and method of fabricating the same.
Emerson, David Todd; Haberern, Kevin; Bergmann, Michael John; Slater, Jr., David B.; Donofrio, Matthew; Edmond, John, Light emitting devices having current reducing structures and methods of forming light emitting devices having current reducing structures.
Hasnain, Ghulam; Hu, Syn-Yem; Lester, Steven D., Light sources utilizing segmented LEDs to compensate for manufacturing variations in the light output of individual segmented LEDs.
Kelly, Michael; Ambacher, Oliver; Stutzmann, Martin; Brandt, Martin; Dimitrov, Roman; Handschuh, Robert, Method of separating two layers of material from one another and electronic components produced using this process.
Carrie Carter Coman ; R. Scott Kern ; Fred A. Kish, Jr. ; Michael R Krames ; Arto V. Nurmikko ; Yoon-Kyu Song, Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks.
Collins, III, William David; Bhat, Jerome Chandra; Steigerwald, Daniel Alexander, Monolithic series/parallel led arrays formed on highly resistive substrates.
Takashima, Kouichi; Morigami, Hideaki; Narita, Masashi, Semiconductor element mounting substrate, semiconductor device using the same, and method for manufacturing semiconductor element mounting substrate.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.