A double data rate serial encoder is provided. The serial encoder comprises a mux having a plurality of inputs, a plurality of latches coupled to the inputs of the mux, an enabler to enable the latches to update their data inputs, and a counter to select one of the plurality of inputs of the mux for
A double data rate serial encoder is provided. The serial encoder comprises a mux having a plurality of inputs, a plurality of latches coupled to the inputs of the mux, an enabler to enable the latches to update their data inputs, and a counter to select one of the plurality of inputs of the mux for output. In another aspect, the mux provides a glitch-less output during input transitions. The mux includes an output selection algorithm optimized based on a priori knowledge of an input selection sequence provided by the counter.
대표청구항▼
1. A method for serial encoding, comprising: providing a glitch-less multiplexer (mux) having a plurality of mux data inputs, a plurality of select inputs and a mux output, wherein the mux output does not glitch due to a change of any single select input bit;providing a plurality of latches, having
1. A method for serial encoding, comprising: providing a glitch-less multiplexer (mux) having a plurality of mux data inputs, a plurality of select inputs and a mux output, wherein the mux output does not glitch due to a change of any single select input bit;providing a plurality of latches, having latch data inputs and latch data outputs, wherein the latch data outputs are coupled to the plurality of mux data inputs;providing an enabler, coupled to the latches;providing a counter, coupled to the select inputs of the mux, wherein the counter transitions on either a rising or a falling edge of an input clock, and only a single counter state bit changes on a transition between any two consecutive states in a count sequence;employing the enabler to enable and control the latches to update the latch data outputs at a time when the latch data inputs are not changing; andemploying the counter to select one of the plurality of mux data inputs in a predetermined sequence for the mux output and control the enabler. 2. The method of claim 1 further comprising employing the counter to provide the mux with input selection values according to a Gray code sequence. 3. The method of claim 2 further comprising employing an output selection algorithm included in the mux and optimized based on a priori knowledge of the Gray code sequence to provide a glitch-less output only during input transitions in accordance with the Gray code sequence, thereby reducing the size of the mux. 4. The method of claim 3 wherein employing an output selection algorithm included in the mux and optimized based on a priori knowledge of the Gray code sequence to provide a glitch-less output only during input transitions in accordance with the Gray code sequence includes employing the output selection algorithm to select the mux output in accordance with the following: Output = (sn(2) AND sn(1) AND sn(0) AND d(0)) OR (sn(2) AND sn(1)AND s(0) AND d(1)) OR (sn(2) AND s(1) AND sn(0) AND d(2)) OR (sn(2) AND s(1)AND s(0) AND d(3)) OR (s(2) AND sn(1) AND sn(0) AND d(4)) OR (s(2) AND sn(1)AND s(0) AND d(5)) OR (s(2) AND s(1) AND sn(0) AND d(6)) OR (s(2) AND s(1) ANDs(0) AND d(7)) OR (sn(2) AND sn(1) AND d(1) AND d(0)) OR (sn(1) AND sn(0) ANDd(4) AND d(0)) OR (sn(2) AND s(0) AND d(3) AND d(1)) OR (sn(2) AND s(1) AND d(3)AND d(2)) OR (s(2) AND sn(1) AND d(5) AND d(4)) OR (s(1) AND sn(0) AND d(6)AND d(2)) OR (s(2) AND s(0) AND d(7) AND d(5)) OR (s(2) AND s(1) AND d(7) ANDd(6));wherein s(n) represents a bit of an input selection value;sn(n) represents the inverse of s(n); andd(k) represents a bit of an input of the mux. 5. The method of claim 3 further comprising: transitioning the counter at every edge of the input clock; andoutputting from the mux a bit at every edge of the input clock. 6. The method of claim 2 wherein employing the enabler to enable and control the latches to update the latch data outputs at a time when the latch data inputs are not changing includes employing the enabler to enable the latches based on the input selection values generated by the counter. 7. The method of claim 1 wherein employing the enabler to enable and control the latches to update the latch data outputs at a time when the latch data inputs are not changing includes employing the enabler to update only a subset of the latches while selecting another subset of the latches for output by the mux. 8. The method of claim 1 further comprising: receiving data as input in parallel; andoutputting the data onto a serial communications link. 9. A method for serial encoding, comprising: storing a plurality of input bits;generating an input selection sequence by employing a counter that transitions on either a rising or a falling edge of an input clock, and for which a single counter state bit to change on a transition between any two consecutive states in a count sequence; andoutputting serially said plurality of input bits according to said input selection sequence, wherein outputting serially includes outputting serially without glitches during input transitions in said input selection sequence. 10. The method of claim 9 further comprising updating the plurality of stored input bits. 11. The method of claim 9 wherein generating an input selection sequence includes generating a Gray code sequence. 12. The method of claim 11 wherein outputting serially includes outputting serially based on an output selection algorithm optimized based on a priori knowledge of the Gray code sequence. 13. The method of claim 12 wherein outputting serially said plurality of input bits according to said input selection sequence includes outputting serially without glitch only during input transitions in accordance with the Gray code sequence. 14. The method of claim 9 wherein outputting serially said plurality of input bits according to said input selection sequence includes outputting a bit at every edge of the input clock. 15. A non-transitory computer program product, comprising: computer readable medium comprising: code for causing serial encoding by employing:a glitch-less multiplexer (mux) having a plurality of mux data inputs, a plurality of select inputs and a mux output, wherein the mux output does not glitch due to a change of any single select input bit;a plurality of latches, having latch data inputs and latch data outputs, wherein the latch data outputs are coupled to the plurality of mux data inputs;an enabler, coupled to the latches;a counter, coupled to the select inputs of the mux, wherein the counter transitions on either a rising or a falling edge of an input clock, and only a single counter state bit changes on a transition between any two consecutive states in a count sequence, the code comprising: code for causing the enabler to enable and control the latches to update the latch data outputs at a time when the latch data inputs are not changing; andcode for causing the counter to select one of the plurality of mux data inputs in a predetermined sequence for the mux output and control the enabler. 16. The non-transitory computer readable medium of claim 15 further comprising code for causing the counter to provide the mux with input selection values according to a Gray code sequence. 17. The non-transitory computer-readable medium of claim 16 further comprising code for causing a glitch-less to be provided from the mux only during input transitions in accordance with the Gray code sequence. 18. The non-transitory computer readable medium of claim 17 further comprising code for causing the mux output to be selected in accordance with the following: Output =(sn(2) AND sn(1) AND sn(0) AND d(0)) OR (sn(2) AND sn(1) AND s(0) AND d(1)) OR (sn(2) AND s(1) AND sn(0) AND d(2)) OR (sn(2) AND s(1) AND s(0) AND d(3)) OR (s(2) AND sn(1) AND sn(0) AND d(4)) OR (s(2) AND sn(1) AND s(0) AND d(5)) OR (s(2) AND s(1) AND sn(0) AND d(6)) OR (s(2) AND s(1) AND s(0) AND d(7)) OR (sn(2) AND sn(1) AND d(1) AND d(0)) OR (sn(1) AND sn(0) AND d(4) AND d(0)) OR (sn(2) AND s(0) AND d(3) AND d(1)) OR (sn(2) AND s(1) AND d(3) AND d(2)) OR (s(2) AND sn(1) AND d(5) AND d(4)) OR (s(1) AND sn(0) AND d(6) AND d(2)) OR (s(2) AND s(0) AND d(7) AND d(5)) OR (s(2) AND s(1) AND d(7) AND d(6));wherein s(n) represents a bit of an input selection value;sn(n) represents the inverse of s(n); andd(k) represents a bit of an input of the mux. 19. The non-transitory computer readable medium of claim 17 further comprising code for causing: the counter to transition at every edge of the input clock; anda bit to be output from the mux at every edge of the input clock. 20. The non-transitory computer readable medium of claim 16 further comprising code for causing the enabler to enable the latches based on the input selection values generated by the counter. 21. The non-transitory computer readable medium of claim 15 further comprising code for causing the enabler to update only a subset of the latches while selecting another subset of the latches for output by the mux. 22. The non-transitory computer readable medium of claim 15 further comprising code for causing: data to be receiving as input in parallel; anddata to be output onto a serial communications link. 23. A non-transitory computer readable medium comprising: code for causing serial encoding, the computer code comprising:code for causing a plurality of inputs bits to be stored;code for causing an input selection sequence to be generated by employing a counter that transitions on either a rising or a falling edge of an input clock, and for which a single counter state bit changes on a transition between any two consecutive states in a count sequence; andcode for causing said plurality of input bits to be output serially according to said input selection sequence, wherein outputting serially includes outputting serially without glitches during input transitions in said input selection sequence. 24. The non-transitory computer readable medium of claim 23 further comprising code for causing the plurality of stored input bits to be updated. 25. The non-transitory computer-readable medium of claim 23 further comprising code for causing a Gray code sequence to be generated. 26. The non-transitory computer readable medium of claim 25 further comprising code for causing serial output based on an output selection algorithm optimized based on a priori knowledge of the Gray code sequence. 27. The non-transitory computer readable medium of claim 26 further comprising code for causing said plurality of input bits to be output serially without glitch only during input transitions in accordance with the Gray code sequence. 28. The non-transitory computer readable medium of claim 23 further comprising code for causing a bit to be output at every edge of the input clock.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (293)
Lee Hae-Yeong,KRX, ATM video telephone terminal interworking with ISDN.
Fichou Aline,FRX ; Foriel Pierre-Andre,FRX ; Galand Claude,FRX, Adaptive bandwidth allocation method for non-reserved traffic in a high-speed data transmission network, and system for implementing said method.
Shim,Jae seung; Ryu,Il hyeon, Analog-to-digital converting apparatus for processing a plurality of analog input signals at high rate and display device using the same.
Smith Ralph S. (Forest Grove OR) Kruegeer William J. (Redmond WA), Apparatus and method for enabling a network interface to dynamically assign an address to a connected computer and to es.
Lee, Hyun-Woo; Choi, Sung-Ho; Lee, Kook-Heui; Kwak, Byung-Jae; Kim, Do-Young; Hwang, Sung-Oh, Apparatus and method for measuring propagation delay in an NB-TDD CDMA mobile communication system.
Allen, Jr.,James J.; Calvignac,Jean L.; Vaidhyanathan,Natarajan; Verplanken,Fabrice J., Apparatus, method and program product to generate and use CRC in communications network.
David Chatenever ; Klaus Irion DE; Pavel Novak CH; Hans-Uwe Hilzinger DE, Arrangement for the central monitoring and/or control of at least one apparatus.
Kotlarsky,Anatoly; Au,Ka Man; Veksland,Michael; Zhu,Xiaoxun; Meagher,Mark; Good,Timothy; Hou,Richard; Hu,Daniel, Automatic digital-imaging based code symbol reading system supporting pass-through and presentation modes of system operation using automatic object direction detection, narrow-area and wide-area illumination control, and narrow-area and wide-area video image capture and processing techniques.
Back Paul R. (Groton MA) Carlin Paul R. (Bolton MA) Lamb Joseph M. (Hopedale MA), Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking s.
Hiraki Toshiyuki,JPX ; Yamada Akira,JPX ; Oki Masashi,JPX, Coded signal decoding circuit, and synchronous control method for the same, synchronous detecting method, and synchroni.
Gollnick, Charles D.; Luse, Ronald E.; Pavek, John G.; Sojka, Marvin L.; Cnossen, James D.; Danielson, Arvin D.; Mahany, Ronald L.; Detweiler, Mary L.; Spiess, Gary N.; West, Guy J.; Young, Amos D.; Meier, Robert C.; Cargin, Jr., Keith K.; Arensdorf, Richard C.; Geers, Robert G., Communication network terminal with sleep capability.
Wallace, Ron; Der, Harry; Corbett, Martin; Fetters, Terrence, Communication protocol for controlling transfer of temporal data over a bus between devices in synchronization with a periodic reference signal.
Kuba, Hirokazu, Connector for coupling electronic imaging system with USB that selectively switches USB host controller and USB interface with connector.
Wagner ; Jr. Charles F. (New Rochelle NY) Coleman James A. (Newtown PA), Continuous on-line link error rate detector utilizing the frame bit error rate.
Saito,Nobuyuki; Shimono,Hiroaki; Ishida,Takuya; Kamihara,Yoshiyuki; Nagao,Kenyou, Data transfer control device, electronic equipment, and data transfer control method.
Abrosimov,Igor Anatolievich; Atyunin,Vasily Grigorievich; Deas,Alexander Roger; Klotchkov,Ilya Vasilievich, Data transmission apparatus for high-speed transmission of digital data and method for automatic skew calibration.
Tateyama,Jiro; Suzuki,Naohisa; Fukunaga,Koji; Katano,Kiyoshi; Nakamura,Atsushi; Kobayashi,Makoto, Data transmission apparatus, system and method, and image processing apparatus.
Lee, Hyun-Seok; Kim, Dae-Cyun; Ahn, Jae-Min; Koo, Chang-Hoi; Chang, Hoon, Device and method for gating transmission in a CDMA mobile communication system.
Kaplan, Jonathan; Braunstein, Ariel; Furlan, John Louis Warpakowski, Digital video camera with retractable data connector and resident software application.
Mendelson,Jonathan D.; Medina,Oscar I.; Poniatowski,Susan R., Display capable of displaying images in response to signals of a plurality of signal formats.
Arlan Lionel (Lexington MA) Westcott Peter W. (Billerica MA) Mageau Paul J. (Townsend MA), Dividing high-resolution-camera video signal response into sub-image blocks individually raster scanned.
Blair,James Leroy; Schreiber,Oswin M.; Smith,Jeffrey Thomas, Flexible differential interconnect cable with isolated high frequency electrical transmission line.
Zou, Qiuzhen; Wiley, George Alan; Steele, Brian, Generating and implementing a communication protocol and interface for high data rate signal transfer.
Hansen Craig ; Moussouris John, High bandwidth media processor interface for transmitting data in the form of packets with requests linked to associate.
Dagostino, Carlos Ch?vez; Perez, Ronald Edward, High frequency signal transmission from the surface of a circuit substrate to a flexible interconnect cable.
Rabbani Mojgan (Rochester NY) Porcellio Rocco J. (Rochester NY), Image transmission system with line averaging preview mode using two-pass block-edge interpolation.
Yahata, Hiroshi; Nakamura, Kazuhiko; Kawasaki, Kojiro, Information recording medium, and apparatus and method for recording information on information recording medium.
Owen Richard Charles Andrew ; Mills Karl Scott ; May Bradley Andrew ; Linstad Lauren Emory, Integrated graphics processor having a block transfer engine for automatic graphic operations in a graphics system.
Togawa, Yoshifusa, METHOD, APPARATUS AND MEMORY MEDIUM STORING A PROGRAM CONTROLLING POWER CONSUMPTION OF AN ELECTRONIC APPARATUS WHILE CONNECTED TO A NETWORK BY CONSTANTLY SUPPLYING STATUS INFORMATION TO A MANAGEMENT .
Weinberg Leonard (Haddonfield NJ), Memory addressing circuit for converting sequential input data to interleaved output data sequence using multiple memori.
Li, Zhengguo; Pan, Feng; Lim, Keng Pang; Wu, Dajun; Yu, Rongshan; Feng, Genan; Wang, Dusheng, Method and an apparatus for controlling the rate of a video sequence; a video encoding device.
Abramson Jeffery M. ; Akkary Haitham ; Glew Andrew F. ; Hinton Glenn J. ; Konigsfeld Kris G. ; Madland Paul D., Method and apparatus for blocking execution of and storing load operations during their execution.
Gindi Abraham M. (San Jose CA), Method and apparatus for byte and frame synchronization on a loop system coupling a CPU channel to bulk storage devices.
Marshall Ken (Fremont CA) Newman Robert (Santa Clara CA) Pham Michael (San Jose CA), Method and apparatus for communications from a non-ATM communication medium to an ATM communication medium.
Scriber Mike (North Plains OR) Warren Jim (Hillsboro OR), Method and apparatus for dynamically switching between asynchronous signals without generating glitches.
Padovani, Roberto; Bender, Paul E.; Black, Peter J.; Grob, Matthew S.; Hinderling, Jurg K.; Sindhushayana, Nagabhushana T.; Wheatley, III, Charles E., Method and apparatus for high rate packet data transmission.
Allen Gersho ; Eyal Shlomot ; Vladimir Cuperman ; Chunyan Li, Method and apparatus for hybrid coding of speech at 4KBPS having phase alignment between mode-switched frames.
Fitzgerald, John Francis; Kamitses, James Gerald; Stewart, Glenn William, Method and apparatus for multimedia conferencing with dynamic bandwidth allocation.
Ennis ; Jr. James D. (Gaithersburg MD) Hasselkus John E. (Germantown MD) Nisbet Thomas R. (Ellicott City MD) Troutman Robert (Gaithersburg MD), Method and apparatus for non-intrusive measurement of round trip delay in communications networks.
Gibbons David B. (Arlington TX) Maxwell Robert L. (Keller TX) Kilp David P. (Colleyville TX), Method and apparatus for synchronizing radio ports in a commnuication system.
Joseph P. Odenwalder ; Edward G. Tiedemann, Jr. ; Yu-Cheun Jou, Method and apparatus for transmitting high speed data in a spread spectrum communications system.
Fite ; Jr. David B. ; Ilyadis Nicholas ; Salett Ronald M., Method and apparatus providing network communications between devices using frames with multiple formats.
Sevanto, Jarkko; Puuskari, Mikko, Method and arrangement for preparing for the transmission of multimedia-related information in a packet-switched cellular radio network.
Chen,Chung Jue; Ghiasi,Ali; Proano,Jay; Satapathy,Rajesh; Thomas,Steve, Method and system for onboard bit error rate (BER) estimation in a port bypass controller.
Mogul Jeffrey C. ; Brakmo Lawrence S., Method for dynamically adjusting multimedia content of a web page by a server in accordance to network path characteristics between client and server.
Schultz,Richard Douglas; Nelson, Jr.,George Rodney, Method for minimizing time critical transmit processing for a personal computer implementation of a wireless local area network adapter.
Pang, Jon Laurent; Usman, Mohammad; Khan, Shoab Ahmad; Rahmatullah, Muhammad Mohsin, Methods and systems for managing variable delays in packet transmission.
Nolan James ; Dellacroce Brian, Microcontroller wake-up function having an interleaving priority scheme for sampling a plurality of analog input signals.
Qi,Yihong; Man,Ying Tong; Jarmuszewski,Perry, Mobile wireless communications device comprising a top-mounted auxiliary input/output device and a bottom-mounted antenna.
Gesbert, David J.; Catreux, Severine E.; Heath, Jr., Robert W.; Sebastian, Peroor K.; Paulraj, Arogyaswami J., Mode selection for data transmission in wireless communication channels based on statistical parameters.
Koenck Steven E. ; Miller Phillip ; West Guy J. ; Mahany Ronald L. ; Kinney Patrick W., Modular portable data processing terminal having a higher layer and lower layer partitioned communication protocol stack for use in a radio frequency communications network.
Soundarapandian, Karthikeyan; Hochschild, James R., Multi-bit sigma-delta modulator employing dynamic element matching using adaptively randomized data-weighted averaging.
White Richard E. (Schaumburg IL) Buchholz Dale R. (Palatine IL) Freeburg Thomas A. (Arlington Heights IL) Johanson Lisa B. (Plymouth MN), Network interface architecture for a packet switch communication system.
Bach Maurice J. (Haifa ILX) Hoppes Robert B. (Hyde Park NY) Meltzer Clifford B. (Ossining NY) Parchinski Kenneth J. (Wappingers Falls NY) Whelan Gary J. (Rhinebeck NY), Network processor for transforming a message transported from an I/O channel to a network by adding a message identifier.
Dieffenderfer James N. (Endicott NY) Kalla Ronald N. (Zumbro Falls MN), Ping-pong data buffer for transferring data from one data bus to another data bus.
Kim, Jae Min; Oh, Jeong Seok; Park, Sang Ryul, Portable composite communication terminal for transmitting/receiving voice and images, and operation method and communication system thereof.
Dunstan Robert A. (Beaverton OR) Shimoda Marion H. (Aloha OR) Silvester Kelan C. (Portland OR) Sun Jiming (Spring TX), Power management coordinator system and interface.
Schmelz Helmut (Prien DEX) Thomann Helmut (Munich DEX) Kuschke Renate (Feldkirchen-Westerham DEX) Wilbert Eva-Helga (Munich DEX) Gajewski Wolfgang (Buckenhof DEX) Sprehe Josef (Frth-Vach DEX) Landgra, Process utilizing catalytic material for the reduction of nitrous oxides.
O'Toole, James E.; Tuttle, John R.; Tuttle, Mark E.; Lowrey, Tyler; Devereaux, Kevin M.; Pax, George E.; Higgins, Brian P.; Ovard, David K.; Yu, Shu-Sun; Rotzoll, Robert R., Radio frequency data communications device.
Gallagher Robert J. (Hurley NY) Hoppe Karl H. (Ulster Park NY) Perri Anthony J. (Staatsburg NY) Styduhar Mark S. (Germantown NY) Taylor Jordan M. (Poughkeepsie NY) Weidle Bert W. (Ulster Park NY), Remote power control via data link.
Weddle Daniel O. (Plano TX) Young C. David (Richardson TX), Skywave adaptable network transceiver apparatus and method using a stable probe and traffic protocol.
Birch Christopher H. (Toronto CAX) van Staden Christian V. (Scarborough CAX) Brooks Walter R. (Georgetown CAX) Nicholas Paul D. (Scarborough CAX) Lawrence Steven S. (Toronto CAX), Synchronizing waveform generator.
Horst, Robert W.; Watson, William J.; Brown, David A.; Garcia, David J.; Bunton, William P.; Heron, David T.; Bruckert, William F., System and method for configuring adaptive sets of links between routers in a system area network (SAN).
Benayoun, Alain; Michel, Patrick; Le Pennec, Jean-Francois; Toubol, Gilles, System and method for framing and protecting variable-lenght packet streams.
John D. Battles ; Paul B. Rawlins ; Robert Allan Lester ; Patrick L. Ferguson, System and method for point-to-point serial communication between a system interface device and a bus interface device in a computer system.
Beyers ; II Robert J. (Snellville GA) Bramhall Charles R. (Norcross GA) Durden Gregory S. (Jonesboro GA) Edwards Robert J. (Lawrenceville GA) Haman ; Jr. Ray T. (Duluth GA) Hoder Douglas J. (Lakewood, System for data channel level control.
Abdelilah, Youssef; Davis, Gordon Taylor; Dholakia, Ajay; Hwang, Dongming; Neeser, Fredy D.; Ware, Malcolm Scott; Ye, Hua, Systems, methods, and computer program products for controlling the error rate in a communication device by adjusting the distance between signal constellation points.
Shaw Harold L. (Las Cruces NM) Smith Randall B. (Las Cruces NM) Cunningham Larry E. (Las Cruces NM) Rishel Barry E. (Las Cruces NM) Gioannini John P. (Las Cruces NM) Harkey Warren B. (Mesilla Park NM, Telemetry apparatus and method with digital to analog converter internally integrated within C.P.U..
Von Arx,Jeffrey A.; Balczewski,Ron; Mazar,Scott T.; Linder,William J.; Mass,William R., Telemetry duty cycle management system for an implantable medical device.
Alamouti, Siavash; Becker, Joel E.; Stolarz, Douglas Frank, Vertical adaptive antenna array for a discrete multitone spread spectrum communications system.
Nagahara, Daizoh; Luther, Thomas; Eto, Hiroaki; Ranade, Kanchan; Wang, David; Yamamoto, Tetsuya, Video and audio data recording apparatus, video and audio data recording method, video and audio data reproducing apparatus, and video and audio data reproducing method.
Takao Yamaguchi JP; Akira Fukumoto JP, Video information adjusting apparatus, video information transmitting apparatus and video information receiving apparatus.
Bolosky, William J.; Dowell, Craig M.; Fitzgerald, Robert P.; Levi, Steven P.; de Rie, Jan; Rashid, Richard F., Wire protocol for a media server system.
van Bokhorst Hendrik,NLX ; Claessen Albertus M. G.,NLX ; Diepstraten Wilhelmus J. M.,NLX ; Haagh Johannes P. N.,NLX ; Moelard Hendrik,NLX ; Monteban Leo,NLX ; Mud Rienk,NLX, Wireless data communication system having power saving function.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.