[특허]ESD protection device with charge collections regions

ESD protection device with charge collections regions 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H02H-009/00
출원번호	US-0135335 (2008-06-09)
등록번호	US-8737027 (2014-05-27)
발명자 / 주소	Walker, Andrew J.
출원인 / 주소	Cypress Semiconductor Corporation
인용정보	피인용 횟수 : 0 인용 특허 : 56

초록 ▼

A device for providing electrostatic discharge (ESD) protection is described which includes a silicon controlled rectifier (SCR), a mechanism for triggering the SCR, and a pair of contact regions of opposing conductivity type distinct from regions of the SCR that are interposed between the cathodic and anodic regions of the SCR. The contact regions are configured to collect charge generated by the SCR. In some embodiments, the device may include a transistor and the cathodic region of the SCR may dually serve as a source contact region of the transistor. A circuit is described which includes an ESD protection device coupled between high and low voltage power supply bus bars, wherein the ESD protection device includes an SCR as well as a pair of contact regions of opposing conductivity type distinct from the SCR and interposed between the cathodic and anodic regions of the SCR.

대표청구항 ▼

1. A device for providing electrostatic discharge (ESD) protection, comprising: a silicon controlled rectifier (SCR);a transistor implementing a mechanism for triggering the SCR;a pair of contact regions of opposing conductivity type distinct from the SCR and interposed between a cathodic region and an anodic region of the SCR, wherein the contact regions of opposing conductivity type are configured to collect charge generated from the SCR;an interconnect structure coupling the anodic region of the SCR to a first contact region of the pair of contact regions closest to the anodic region, wherein the first contact region comprises a net concentration of dopants of opposite conductivity as the anodic region, and wherein a second contact region of the pair of contact regions closest to the cathodic region comprises a net concentration of dopants of opposite conductivity as the cathodic region, wherein the anodic region of the SCR and the first contact region are disposed within a well region having the same conductivity type as the first contact region;an additional collection region interposed between the cathodic and anodic regions of the SCR and comprising the same conductivity type as the first collection region; andinterconnect structures coupling the additional collection region to a drain contact region of the transistor. 2. The device of claim 1, wherein the cathodic and anodic regions of the SCR are spaced apart by approximately 1.5 microns or less. 3. The device of claim 1, wherein the second and first contact regions are respectively spaced apart from the cathodic and anodic regions. 4. The device of claim 1, wherein at least one of the second and first contact regions is adjoined to one of the cathodic and anodic regions. 5. The device of claim 1, wherein the mechanism is selected from a group consisting of an avalanche breakdown of a drain region of a metal-oxide semiconductor (MOS) transistor, a resistance-capacitance triggered n-channel MOS field effect transistor, and an active MOS mode transistor. 6. A device for providing electrostatic discharge (ESD) protection, comprising: a transistor;a silicon controlled rectifier (SCR) comprising a cathodic region dually serving as a source contact region of the transistor;a pair of collection regions of opposing conductivity type distinct from the SCR interposed between the cathodic region and an anodic region of the SCR, wherein the pair of collection regions are configured to collect charge generated by the SCR;interconnect structures coupling the anodic region of the SCR to a first collection region of the pair of collection regions closest to the anodic region, wherein the anodic region of the SCR and a first collection region of the pair of collection regions closest to the anodic region are disposed within a well region having the same conductivity type as the first collection region; anda first additional collection region interposed between the cathodic and anodic regions of the SCR and comprising the same conductivity type as the first collection region; andinterconnect structures coupling the first additional collection region to a drain contact region of the transistor. 7. The device of claim 6, further comprising interconnect structures coupling the source contact region and a gate of the transistor to a second collection region of the pair of collection regions closest to the cathodic region of the SCR. 8. The device of claim 7, further comprising: a second additional collection region arranged adjacent to a drain contact region of the transistor; andinterconnect structures coupling the second additional collection region to the first collection region. 9. The device of claim 6, wherein the cathodic and anodic regions of the SCR are spaced apart by approximately 1.5 microns or less. 10. A circuit, comprising: high and low voltage power supply bus bars; andan electrostatic discharge (ESD) protection device coupled between the high and low voltage power supply bus bars, wherein the ESD protection device comprises: a silicon controlled rectifier (SCR);a transistor implementing a mechanism for triggering the SCR;a pair of contact regions of opposing conductivity type distinct from the SCR and interposed between a cathodic region and an anodic region of the SCR, wherein the contact regions of opposing conductivity type are configured to collect charge generated from the SCR;an interconnect structure coupling the anodic region of the SCR to a first contact region of the pair of contact regions closest to the anodic region, wherein the first contact region comprises a net concentration of dopants of opposite conductivity as the anodic region, and wherein a second contact region of the pair of contact regions closest to the cathodic region comprises a net concentration of dopants of opposite conductivity as the cathodic region, wherein the anodic region of the SCR and the first contact region are disposed within a well region having the same conductivity type as the first contact region; andinterconnect structures coupling a drain contact region of the transistor to a first collection region of the pair of collection regions closest to the anodic region of the SCR. 11. The circuit of claim 10, wherein the SCR comprises a holding voltage higher than a maximum operating voltage of the circuit. 12. The circuit of claim 11, wherein the maximum operating voltage of the circuit is greater than or equal to approximately 1.8 volts. 13. The circuit of claim 11, wherein the maximum operating voltage of the circuit is greater than or equal to approximately 5.0 volts. 14. The circuit of claim 10, wherein the cathodic and anodic regions of the SCR are spaced apart by approximately 1.5 microns or less.

이 특허에 인용된 특허 (56)

Chen Jerry (Taipei TWX), Apparatus for electro-static discharge protection in a semiconductor device.
상세보기
Watt Jeffrey T., Apparatus for smart power supply ESD protection structure.
상세보기
Watt Jeffrey T. (Mountain View CA), Apparatus for smart power supply ESD protection structure.
상세보기
Jeon,Chanhee; Kwon,Bongjae; Kwon,Eunkyoung, Buffer circuit having electrostatic discharge protection.
상세보기
Ker Ming D. (Hsinchu TWX) Lee Chung Y. (Chung-Li TWX) Wu Chung Y. (Hsinchu TWX) Ko Joe (Hsin-chu TWX), CMOS ESD protection circuit with parasitic SCR structures.
상세보기
Ker Ming-Dou (Hsinchu TWX) Lee Chung-Yuan (Hsinchu TWX) Wu Chung-Yu (Hsinchu TWX), CMOS on-chip ESD protection circuit and semiconductor structure.
상세보기
Ker Ming-Dou (Hsinchu TWX) Lee Chung-Yuan (Hsinchu TWX) Wu Chung-Yu (Hsinchu TWX), CMOS on-chip ESD protection circuit and semiconductor structure.
상세보기
Ker Ming-Dou,TWX ; Wu Tain-Shun,TWX, CMOS output buffer with enhanced high ESD protection capability.
상세보기
Co Ramon (Trabuco Canyon CA) Lee Kwok Fai V. (Irvine CA) Ouyang Kenneth W. (Huntington Beach CA), Capacitively induced electrostatic discharge protection circuit.
상세보기
Spenea, Marian Udrea; Bucur, Constantin; Niculae, Marian; Simion, George; Marinescu, Viorel, Circuit and method for trimming locking of integrated circuits.
상세보기
Scott David B. (Plano TX) Bosshart Patrick W. (Dallas TX) Gallia James D. (Dallas TX), Circuit to improve electrostatic discharge protection.
상세보기
Lee Jian-Hsing,TWX ; Liu Kuo-Chio,TWX, Combined NMOS and SCR ESD protection device.
상세보기
Ker Ming-Dou (Tainan Hsien TWX) Wu Chung-Yu (Hsinchu TWX) Chang Hun-Hsien (Taipei Hsien TWX) Lee Chung-Yuan (Chungli TWX) Ko Joe (Hsinchu TWX), Complementary LVTSCR ESD protection circuit for sub-micron CMOS integrated circuits.
상세보기
Kim,Kil Ho, Device for electrostatic discharge protection and circuit thereof.
상세보기
Chan Tsiu C. (Carrollton TX) Culver David S. (The Colony TX), ESD protection circuit.
상세보기
Lee Kowk Fai V. (Irvine CA) Lee Alan (Irvine CA), ESD protection circuit with segmented buffer transistor.
상세보기
Wei Hua-Fang ; Kapoor Ashok, ESD protection for deep submicron CMOS devices with minimum tradeoff for latchup behavior.
상세보기
Smooha Yehuda (South Whitehall Twp. ; Lehigh County PA), ESD protection for output buffers.
상세보기
Brodsky, Jonathan; Steinhoff, Robert; Pendharkar, Sameer P., Efficient protection structure for reverse pin-to-pin electrostatic discharge.
상세보기
Song, Ki-Whan, Electrostatic discharge (ESD) protection circuit of silicon-controlled rectifier (SCR) structure operable at a low trigger voltage.
상세보기
Hou, Chien-Ti; Chiu, Fu-Chien; Chen, Wei-Fan, Electrostatic discharge protection apparatus.
상세보기
Chen Wei-Fan,TWX, Electrostatic discharge protection circuit with high trigger current.
상세보기
Leach Jerald G. (Houston TX), Electrostatic discharge protection in integrated circuits, systems and methods.
상세보기
Leach Jerald G. (Houston TX), Electrostatic discharge protection in integrated circuits, systems and methods.
상세보기
Cheng, Tao; Lee, Jian-Hsing, Embedded SCR protection device for output and input pad.
상세보기
Watt Jeffrey, Fast turn-on silicon controlled rectifier (SCR) for electrostatic discharge (ESD) protection.
상세보기
Teggatz Ross E. ; Devore Joseph A. ; Baldwin David J., High breakdown-voltage transistor with transient protection.
상세보기
Wang,Bin; Wang,Chih Hsin, High voltage FET gate structure.
상세보기
Croft Gregg D. (Palm Bay FL), High voltage protection using SCRs.
상세보기
Charvaka Duvvury ; Roy Clifton Jones, III, High voltage trigger remote-cathode SCR.
상세보기
Morton, Alec; Efland, Taylor; Tsai, Chin-yu; Mitros, Jozef C.; Mosher, Dan M.; Shichijo, Sam; Kunz, Keith, Higher voltage transistors for sub micron CMOS processes.
상세보기
Consiglio Rosario (San Jose CA) Ku Yen-Hui (Cupertino CA), Input-output (I/O) structure with capacitively triggered thyristor for electrostatic discharge (ESD) protection.
상세보기
Strauss Mark S. (Allentown PA), Integrated circuit with MOS capacitor for improved ESD protection.
상세보기
Racino Gregory A. (Austin TX) Obuszewski Kenneth (Austin TX), Integrated circuit with electrostatic discharge (ESD) protection and ESD protection circuit.
상세보기
Williams, Richard K.; Cornell, Michael E.; Chan, Wai Tien, Isolated complementary MOS devices in epi-less substrate.
상세보기
Chen, Fu-Hsin; Liu, Ruey-Hsin, LDMOS device with isolation guard rings.
상세보기
Vladislav Vashchenko ; Peter J. Hopper, LVTSCR with a holding voltage that is greater than a DC bias voltage on a to-be-protected node.
상세보기
Hall Steven G. (Fort Collins CO) Taugher Lawrence N. (Fort Collins CO) Monroe Kerry J. (Fort Collins CO) Warling Christian J. (Loveland CO) Bloom Thomas L. (Loveland CO) Repasky William P. (Fort Coll, Logic output circuit with high transient pull-up current.
상세보기
Avery Leslie R. (Flemington NJ), Low voltage triggered snap-back device.
상세보기
Chen Hung-Sheng (San Jose CA) Shyu Chin-Miin (San Jose CA) Teng C. S. (San Jose CA), Low voltage triggering silicon controlled rectifier structures for ESD protection.
상세보기
Ker, Ming-Dou; Lo, Wen-Yu; Chang, Hun-Hsien, Low-leakage diode string for use in the power-rail ESD clamp circuits.
상세보기
Chang,Chi Hsuen; Liu,Jun Xiu; Huang,Tsung Yi; Chen,Chung I; Sung,Tzu Chiang; Huang,Chih Po; Yeh,Rann Shyan, Method and apparatus for a semiconductor device having low and high voltage transistors.
상세보기
Li, Sheau-Suey; Toutounchi, Shahin; Hart, Michael J.; Wu, Xin X.; Gitlin, Daniel, Method of forming a zener diode.
상세보기
Harry N. Gardner, Method of programmability and an architecture for cold sparing of CMOS arrays.
상세보기
Lee Jian-Hsing,TWX ; Wu Yi-Hsun,TWX ; Chen Shui-Hung,TWX ; Shih Jiaw-Ren,TWX, N-type structure for n-type pull-up and down I/O protection circuit.
상세보기
Salcedo,Javier A.; Liou,Juin J.; Bernier,Joseph C.; Whitney, Jr.,Donald K., On-chip structure for electrostatic discharge (ESD) protection.
상세보기
Roberts Gregory N. (Boise ID), Output ESD protection circuit.
상세보기
Lee Kwok Fai V. (Irvine CA), Power rail ESD protection circuit.
상세보기
Cheng Wen-Bor (Tainan TWX), Protection circuit against electrostatic discharge using SCR structure.
상세보기
Yu,Ta Lee, SCR-ESD structures with shallow trench isolation.
상세보기
Okawa, Kazuhiko; Saiki, Takayuki, Semiconductor device for electrostatic protection.
상세보기
Yang, Chung-Cheng, Shears.
상세보기
Walker, Andrew J.; Puchner, Helmut, Silicon controlled rectifier electrostatic discharge clamp for a high voltage laterally diffused MOS transistor.
상세보기
Yu, Ta Lee, Silicon-controlled rectifier structures on silicon-on insulator with shallow trench isolation.
상세보기
Chen Julian Zhiliang ; Vrotsos Thomas A. ; Chen Wayne T., Stacked silicon-controlled rectifier having a low voltage trigger and adjustable holding voltage for ESD protection.
상세보기
Jian-Hsing Lee TW; Kuo-Chio Liu TW; Bing-Lung Liao TW; Jiaw-Ren Shih TW, Uniform current distribution SCR device for high voltage ESD protection.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

ESD protection device with charge collections regions 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (56)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

ESD protection device with charge collections regions 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (56)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트