Methods of forming strained-semiconductor-on-insulator device structures
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/30
H01L-029/06
H01L-021/762
H01L-029/786
H01L-029/66
H01L-027/12
H01L-029/78
H01L-021/84
H01L-021/02
출원번호
US-0073780
(2005-03-07)
등록번호
US-8748292
(2014-06-10)
발명자
/ 주소
Langdo, Thomas A.
Currie, Matthew T.
Hammond, Richard
Lochtefeld, Anthony J.
Fitzgerald, Eugene A.
출원인 / 주소
Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소
Slater and Matsil, L.L.P.
인용정보
피인용 횟수 :
1인용 특허 :
259
초록
The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.
대표청구항▼
1. A method for forming a structure, the method comprising: providing a first substrate having only one compressively strained semiconductor layer formed thereon;bonding the compressively strained semiconductor layer directly to an insulator layer disposed on a second substrate; andremoving the firs
1. A method for forming a structure, the method comprising: providing a first substrate having only one compressively strained semiconductor layer formed thereon;bonding the compressively strained semiconductor layer directly to an insulator layer disposed on a second substrate; andremoving the first substrate from the compressively strained semiconductor layer, the compressively strained semiconductor layer remaining bonded to the insulator layer. 2. The method of claim 1 wherein removing the first substrate from the compressively strained semiconductor layer comprises cleaving. 3. The method of claim 1, further comprising: forming a transistor by forming a gate dielectric layer above a portion of the compressively strained semiconductor layer;forming a gate contact above the gate dielectric layer; andforming a source region and a drain region in a portion of the compressively strained semiconductor layer, proximate the gate dielectric layer. 4. A method for forming a structure, the method comprising: providing a substrate, a first strained layer thereover, and a relaxed layer over the first strained layer, the relaxed layer inducing strain in the first strained layer, the first strained layer being disposed between the relaxed layer and the substrate;removing at least a portion of the relaxed layer selectively to reveal the first strained layer; andplanarizing the first strained layer where the relaxed layer has been removed,wherein planarizing the first strained layer comprises an anneal performed at a temperature greater than approximately 800° C. 5. The method of claim 4, wherein a dielectric layer is disposed under and in direct contact with the first strained layer and disposed over the substrate. 6. A method for forming a structure, the method comprising: providing a first substrate having only one first compressively strained semiconductor layer formed thereon;performing a step to increase a bond strength between the only one first compressively strained semiconductor layer and an insulator layer disposed on a second substrate and to which the first compressively strained semiconductor is subsequently bonded;bonding, after performing the step to increase the bond strength, the only one first compressively strained semiconductor layer directly to the insulator layer disposed on the second substrate; andremoving the first substrate from the only one first compressively strained semiconductor layer, the first compressively strained semiconductor layer remaining bonded to the insulator layer;wherein bonding comprises achieving a bond strength greater than or equal to about 1000 milliJoules/meter squared (mJ/m2) at a temperature less than approximately 600° C. 7. The method of claim 6 wherein the step to increase bond strength comprises plasma activation of at least one of a surface of the only one first compressively strained semiconductor layer and a surface of the insulator layer prior to the bonding the only one first compressively strained semiconductor layer. 8. The method of claim 6, further comprising planarizing the only one first compressively strained layer where the first substrate has been removed, the planarization comprising an anneal performed at a temperature greater than approximately 800° C. 9. The method of claim 6, wherein the providing the first substrate comprises providing the first substrate having a relaxed layer disposed on the first substrate; wherein the only one first compressively strained semiconductor layer is formed on the relaxed layer;wherein the relaxed layer induces strain in the only one first compressively strained layer;wherein the relaxed layer is disposed between the first substrate and the only one first compressively strained semiconductor layer; andwherein the only one first compressively strained layer is disposed between the relaxed layer and the second substrate after the bonding. 10. The method of claim 6, wherein the first compressively strained semiconductor layer has an initial misfit dislocation density prior to the bonding; wherein removing the first substrate comprises reducing the initial misfit dislocation density in the first compressively strained semiconductor layer. 11. A method for forming a structure, the method comprising: providing a first substrate having relaxed layer formed thereon and a first strained semiconductor layer formed on the relaxed layer, the relaxed layer inducing strain in the first strained semiconductor layer;performing a step to increase a bond strength between the first strained semiconductor layer and an insulator layer disposed on a second substrate and to which the first strained semiconductor is subsequently bonded;bonding, after performing the step to increase the bond strength, the first strained semiconductor layer to the insulator layer disposed on the second substrate, the first strained semiconductor layer disposed between the relaxed layer and the insulator layer after the bonding;removing the first substrate and the relaxed layer from the first strained semiconductor layer, the first strained semiconductor layer remaining bonded to the insulator layer; andplanarizing the first strained layer where the relaxed layer and first substrate have been removed, the planarizing comprising an anneal performed at a temperature greater than approximately 800° C.;wherein bonding comprises achieving a bond strength greater than or equal to about 1000 milliJoules/meter squared (mJ/m2) at a temperature less than approximately 600° C. 12. The method of claim 11 wherein the step to increase bond strength comprises plasma activation of at least one of a surface of the first strained semiconductor layer and a surface of the insulator layer prior to bonding the first strained semiconductor layer. 13. The method of claim 11 wherein the step to increase bond strength comprises planarizing by CMP a surface of the first strained semiconductor layer prior to bonding the first strained semiconductor layer. 14. The method of claim 11, wherein the providing a first substrate comprises providing the first substrate having relaxed layer formed thereon and only one first strained semiconductor layer formed on the relaxed layer. 15. The method of claim 14, wherein the bonding the first strained semiconductor layer comprises bonding the first strained semiconductor layer directly to the insulator layer disposed on the second substrate. 16. A method for forming a structure, the method comprising: providing a first substrate having a dielectric layer disposed thereon;forming only one first compressively strained semiconductor layer on a second substrate, the first compressively strained semiconductor layer having an initial misfit dislocation density;bonding the first compressively strained semiconductor layer directly to the dielectric layer;removing the second substrate, the first compressively strained semiconductor layer remaining bonded to the dielectric layer; andreducing the initial misfit dislocation density in the first compressively strained semiconductor layer;wherein bonding comprises achieving a bond strength greater than or equal to about 1000 milliJoules/meter squared (mJ/m2) at a temperature less than approximately 600° C. 17. The method of claim 16, wherein the second substrate comprises a relaxed layer disposed on the second substrate; wherein the forming the only one first compressively strained semiconductor layer comprises forming the only one first compressively strained semiconductor layer on the relaxed layer;wherein the relaxed layer induces a compressive strain in the first compressively strained layer;wherein the relaxed layer is disposed between the second substrate and the first compressively strained semiconductor layer prior to the bonding; andwherein the first compressively strained layer is disposed between the relaxed layer and the dielectric layer after the bonding. 18. The method of claim 16, further comprising planarizing the first compressively strained layer where the first substrate has been removed using an anneal performed at a temperature greater than approximately 800° C. 19. A method for forming a structure, the method comprising: providing a first substrate having a dielectric layer disposed thereon;forming a compressively strained semiconductor layer on a relaxed layer disposed on a second substrate, the relaxed layer inducing strain in the compressively strained semiconductor layer, the compressively strained semiconductor layer having an initial misfit dislocation density;bonding the compressively strained semiconductor layer to the dielectric layer;removing the second substrate and the relaxed layer, the compressively strained semiconductor layer remaining bonded to the dielectric layer;planarizing the first strained layer where the relaxed layer and first substrate have been removed, the planarizing comprising an anneal performed at a temperature greater than approximately 800° C.; andreducing the initial misfit dislocation density in the compressively strained semiconductor layer;wherein bonding comprises achieving a bond strength greater than or equal to about 1000 milliJoules/meter squared (mJ/m2) at a temperature less than approximately 600° C. 20. The method of claim 19, wherein the forming the compressively strained semiconductor layer comprises forming only one compressively strained semiconductor layer directly on the relaxed layer; and wherein the bonding the compressively strained semiconductor layer to the dielectric layer comprises bonding the only one compressively strained semiconductor layer directly to the dielectric layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (259)
Lung Hsing Lan,TWX ; Lu Tao Cheng,TWX ; Wang Mam Tsung,TWX, 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Fischer Hermann,DEX ; Hofmann Franz,DEX, CMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layer.
Harame David L. (Mohegan Lake NY) Patton Gary L. (Poughkeepsie NY) Stork Maria C. (Yorktown Heights NY), Complementary bipolar transistor structure and method for manufacture.
Baca Albert G. (Albuquerque NM) Drummond Timothy J. (Albuquerque NM) Robertson Perry J. (Albuquerque NM) Zipperian Thomas E. (Albuquerque NM), Complementary junction heterostructure field-effect transistor.
Ismail Khaled E. (Cairo NY EGX) Stern Frank (Pleasantville NY), Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers.
Soref Richard A. (Newton Centre MA) Friedman Lionel (Holden MA), Direct-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substrates.
Crowder Billy L. (Putnam Valley NY) Reisman Arnold (Yorktown Heights NY), Doped polysilicon silicide semiconductor integrated circuit interconnections.
Harari Eliyahou ; Guterman Daniel C. ; Samachisa George ; Yuan Jack H., Dual floating gate EEPROM cell array with steering gates shared adjacent cells.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
Biegelsen David K. (Portola Valley CA) Sheridon Nicholas K. (Los Altos CA) Johnson Noble M. (Menlo Park CA), Fabrication of quantum confinement semiconductor light-emitting devices.
Furukawa Toshiharu ; Ellis-Monaghan John Joseph ; Slinkman James Albert, High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe.
Jack Oon Chu ; Richard Hammond ; Khalid EzzEldin Ismail ; Steven John Koester ; Patricia May Mooney ; John A. Ott, High speed composite p-channel Si/SiGe heterostructure for field effect devices.
Comfort James H. (Yorktown Heights NY) Harame David L. (Mohegan Lake NY) Stiffler Scott R. (Brooklyn NY), Isolation technique for silicon germanium devices.
Meyerson Bernard S. (Yorktown Heights NY), Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers.
Francois J. Henley ; Sien G. Kang ; Igor J. Malik, Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer.
Christiansen, Silke H.; Grill, Alfred; Mooney, Patricia M., Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same.
Alexander Yuri Usenko, Method for forming IC's comprising a highly-resistive or semi-insulating semiconductor substrate having a thin, low resistance active semiconductor layer thereon.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Xie Ya-Hong (Flemington NJ), Method for making low defect density semiconductor heterostructure and devices made thereby.
Dubbelday Wadad B. ; de la Houssaye Paul R. ; Kasa Shannon D. ; Lagnado Isaac, Method for making silicon germanium alloy and electric device structures.
Selvakumar Chettypalayam R. (Waterloo CAX) Chamberlain Savvas G. (Waterloo CAX), Method for making silicon-germanium devices using germanium implantation.
Hiroji Aga JP; Naoto Tate JP; Kiyoshi Mitani JP, Method of Fabricating SOI wafer by hydrogen ION delamination method and SOI wafer fabricated by the method.
Fitzgerald, Eugene A., Method of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and high speed analog circuits.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Method of fabricating defect-free silicon on an insulating substrate.
Lynch William T. (Apex NC) Wang Kang L. (Santa Monica CA) Tanner Martin O. (Duarte CA), Method of fabricating quantum bridges by selective etching of superlattice structures.
Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
Gardner Mark I. ; Fulford H. Jim ; Wristers Derick J., Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication.
Yonehara, Takao; Watanabe, Kunio; Shimada, Tetsuya; Ohmi, Kazuaki; Sakaguchi, Kiyofumi, Method of manufacturing semiconductor wafer method of using and utilizing the same.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Price J. B. (Scottsdale AZ) Tobin Philip J. (Scottsdale AZ) Pintchovski Fabio (Mesa AZ) Seelbach Christian A. (San Jose CA), Method of producing titanium nitride MOS device gate electrode.
Donald F. Canaperi ; Jack Oon Chu ; Guy M. Cohen ; Lijuan Huang ; John Albrecht Ott ; Michael F. Lofaro, Method of wafer smoothing for bonding using chemo-mechanical polishing (CMP).
Dmbkes Heinrich (Ulm DEX) Herzog Hans-J. (Neu-Ulm DEX) Jorke Helmut (Gerstetten DEX), Modulation doped field effect transistor with doped SixGe1-x-intrinsic Si layering.
Arimilli, Ravi Kumar; Fields, Jr., James Stephen; Guthrie, Guy Lynn; Joyner, Jody Bern; Lewis, Jerry Don, Multiprocessor system bus protocol with group addresses, responses, and priorities.
Canaperi, Donald F.; Chu, Jack Oon; D'Emic, Christopher P.; Huang, Lijuan; Ott, John Albrecht; Wong, Hon-Sum Philip, Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique.
Hernandez, Caroline; Campidelli, Yves; Bensahel, Daniel, Process for obtaining a layer of single-crystal germanium on a substrate of single-crystal silicon, and products obtained.
Bensahel Daniel,FRX ; Campidelli Yves,FRX ; Hernandez Caroline,FRX ; Rivoire Maurice,FRX, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively.
Daniel Bensahel FR; Yves Campidelli FR; Caroline Hernandez FR; Maurice Rivoire FR, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively, and multilayer products obtained.
Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
Iwasaki, Yukiko; Nishida, Shoji; Sakaguchi, Kiyofumi; Ukiyo, Noritaka, Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus.
Ek Bruce A. ; Iyer Subramanian Srikanteswara ; Pitner Philip Michael ; Powell Adrian R. ; Tejwani Manu Jamndas, Production of substrate for tensilely strained semiconductor.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Shimizu Hitoshi (Yokohama JPX) Hirayama Yoshiyuki (Yokohama JPX) Irikawa Michinori (Yokohama JPX), Schottky junction device having a Schottky junction of a semiconductor and a metal.
Kamins Theodore I. (Palo Alto) Noble David B. (Sunnyvale) Hoyt Judy L. (Palo Alto) Gibbons James F. (Palo Alto) Scott Martin P. (San Francisco CA), Selective and non-selective deposition of Si1-xGex on a Si subsrate that is partially maske.
Ozturk Mehmet C. (Cary NC) Grider Douglas T. (Raleigh NC) Sanganeria Mahesh K. (Raleigh NC) Ashburn Stanton P. (Cary NC), Selective deposition of doped silion-germanium alloy on semiconductor substrate.
Ozturk Mehmet (Cary NC) Wortman Jimmie (Chapel Hill NC) Grider Douglas (Raleigh NC), Selective germanium deposition on silicon and resulting structures.
Karl Brunner DE; Karl Eberl DE, Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates.
Shimizu,Akihiro; Ooki,Nagatoshi; Nonaka,Yusuke; Ichinose,Katsuhiko, Semiconductor device including stress inducing films formed over n-channel and p-channel field effect transistors and a method of manufacturing the same.
Wristers, Derick J.; Xiang, Qi; Buller, James F., Semiconductor device with tensile strain silicon introduced by compressive material in a buried oxide layer.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Kauffmann Bruce A. (Jericho VT) Lam Chung H. (Williston VT) Lasky Jerome B. (Essex Junction VT), Semiconductor memory cell and memory array with inversion layer.
Burghartz Joachim N. (Shrub Oak NY) Meyerson Bernard S. (Yorktown Heights NY) Sun Yuan-Chen (Katonah NY), SiGe thin film or SOI MOSFET and method for making the same.
Judy Xilin An ; Bin Yu, Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation.
An, Judy Xilin; Yu, Bin, Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation..
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Chau Robert S. ; Chern Chan-Hong ; Jan Chia-Hong ; Weldon Kevin R. ; Packan Paul A. ; Yau Leopoldo D., Transistor with ultra shallow tip and method of fabrication.
Favors ; Jr. Wesley ; MacDonald Eric William ; Mukherjee Subir ; Warriner Lynn Albert, Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS.
Murari Bruno,ITX ; Villa Flavio,ITX ; Mastromatteo Ubaldo,ITX, Wafer of semiconductor material for fabricating integrated devices, and process for its fabrication.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.