[특허]Re-configurable multi-purpose digital interface

Re-configurable multi-purpose digital interface 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-003/00
출원번호	US-0768448 (2010-04-27)
등록번호	US-8782299 (2014-07-15)
발명자 / 주소	Fletcher, Mitch Sloat, Jef Gregg, Michael R.
출원인 / 주소	Honeywell International Inc.
대리인 / 주소	Ingrassis Fisher & Lorenz
인용정보	피인용 횟수 : 0 인용 특허 : 57

초록 ▼

Systems and apparatus are provided for a reconfigurable, multi-purpose input/output (I/O) interface. The system comprises a comparator coupled to a means for signal generation. The system further comprises a switch fabric configured to reconfigure the I/O circuit in real time to perform a variety of

대표청구항 ▼

1. A digital input/output (I/O) circuit re-configurable to perform a plurality interface functions, the digital I/O circuit comprising: means for biasing a input signal when the digital I/O circuit is in a first configuration and for attenuating the input signal when the digital I/O circuit is in a second configuration, the means for biasing and attenuating comprising an input and an output;means for comparing the input signal to a threshold voltage having a first input and a second input, the first input and the second input of the means for comparing being connected to the output of the means for biasing and attenuating;means for transmitting an output signal from the digital I/O circuit that is the input of the means for biasing and attenuating; andmeans for re-configuring the digital I/O circuit between the first configuration, and the second configuration. 2. The digital I/O circuit of claim 1, wherein the means for biasing and attenuating is also a means for powering the digital interface circuit in a third configuration. 3. The digital I/O circuit of claim 1, further comprising a means for injecting a wetting current to an external switch coupled to the input of the means for biasing and attenuating. 4. The digital I/O circuit of claim 1, further comprising a means for switchably connecting one of a plurality of threshold voltages to a second input of the means for comparing. 5. The digital I/O circuit of claim 1, wherein the means for transmitting comprises a plurality of means for injecting various DC voltages at the input of the means for biasing and attenuating. 6. The digital I/O circuit of claim 5, wherein the means for transmitting comprises a means for grounding the input of the means for biasing and attenuating. 7. The digital I/O circuit of claim 1, wherein the means for re-configuring the digital I/O circuit between the first configuration, and the second configuration is driven by a configuration logic. 8. The digital I/O circuit of claim 1, wherein the means for re-configuring is a switch fabric. 9. An input/output (I/O) cell comprising: a plurality of switch drivers;a computing device configured to control the plurality of switch drivers; anda reconfigurable I/O circuit adapted to periodically receive an input signal and to periodically transmit an output signal, the I/O circuit comprising: means for biasing the input signal when the digital I/O circuit is in a first configuration and for attenuating the input signal when the digital I/O circuit is in a second configuration, the means for biasing and attenuating comprising an input and an output,means for comparing the input signal to a threshold voltage, the input of the means for comparing being connected to the output of the means for biasing and attenuating,at least two signal input/output pins that function as both the physical output for an output signal from the digital I/O circuit and a physical input for the means for biasing and attenuating, andmeans for re-configuring the digital I/O circuit between the first configuration, and the second configuration in response to the switch drivers. 10. The I/O cell of claim 9, further comprising a configuration data and status register in communication with the switch drivers and the computing device. 11. The I/O cell of claim 10 further comprising a digital-to-analog converter (DAC), the DAC being configured to provide an adjustable threshold voltage to the means for comparing. 12. The I/O cell of claim 11, further comprising a means for switchably connecting one of a plurality of fixed threshold voltages and the DAC to the means for comparing. 13. The I/O cell of claim 9, wherein the means for transmitting comprises a plurality of means for injecting various DC voltages at the input of the means for biasing and attenuating.

이 특허에 인용된 특허 (57)

Milburn Blair D., Apparatus and method for initializing a master/checker fault detecting microprocessor.
상세보기
Johnson David B. (Portland OR) Myers Mark S. (Portland OR) Riggs Eileen (Hillsboro OR), Apparatus for self checking of functional redundancy check (FRC) logic.
상세보기
Lee Phil G. (Aloha OR) Riggs Eileen (Hillsboro OR), Apparatus utilizing dual compare logic for self checking of functional redundancy check (FRC) logic.
상세보기
Aga, Arshan; Cheng, Chi Fung; Song, Hongxin, Apparatus, method, and system for correction of baseline wander.
상세보기
Ansari, Ahmad R.; Applebaum, Jeffery H.; Shenoy, Kunal R., Arbitration for an embedded processor block core in an integrated circuit.
상세보기
Langer Peter ; Pikula Mark Stanley ; Kraus Richard Alan ; Kim Hyung, Automotive electrical system and method for coupling power to such systems.
상세보기
Liu, Ming-Kang; Young, Whu-Ming, Broadband I/O circuits, interface and bus.
상세보기
Lemonovich, John E.; Sharp, William A.; Werner, James C.; Ding, Zhu; Berecek, Sean P., Cab signal receiver demodulator employing redundant, diverse field programmable gate arrays.
상세보기
Hoang, Tim Tri; Tran, Thungoc M.; Wong, Wilson; Shumarayev, Sergey, Clock distribution techniques for channels.
상세보기
Kondo, Thomas J.; Klecka, James S., Communication of dissimilar data between lock-stepped processors.
상세보기
Wolff Kenneth T. (Medway MA) Samson Joseph E. (Dover MA) Baty Kurt F. (Medway MA), Computer peripheral control apparatus.
상세보기
Minagawa Akitaka,JPX, Computer system having facility for detection of data abnormalities.
상세보기
Gross ; Jr. George F. ; Hughes Gregory A., Configurable data converter.
상세보기
Snyder, Warren, Configurable input/output interface for a microcontroller.
상세보기
Doniger Jerry (Montvale NJ) Kirchhein Albert T. (Montvale NJ) Reynolds Gibson (Tuxedo NY), Controller for a dual servo system.
상세보기
Sato Hiroshi,JPX ; Kanekawa Nobuyasu,JPX ; Nohmi Makoto,JPX ; Tashiro Korefumi,JPX, Controller having a fail safe function, automatic train controller and system using the same.
상세보기
Ebner,Christian; Mitteregger,Gerhard, Delta-sigma analog digital converter with offset compensation.
상세보기
Guliani Sandeep K. (Folsom CA), Detecting valid data from a twisted pair medium.
상세보기
Stein,Anatoli; Volfbeyn,Semen P., Digital equalization of multiple interleaved analog-to-digital converters.
상세보기
Kim,Younggyun; Moon,Jaekyun, Digital front-end for wireless communication system.
상세보기
Bibby,Dave; Wilt,Nicholas, Dual lane connection to dual redundant avionics networks.
상세보기
Jang,Wonjin; Martin,Alain J.; Nystroem,Mika; Dama,Jonathan A., Duplicated double checking production rule set for fault-tolerant electronics.
상세보기
Lee, Thomas Youbok; Nolan, James B.; Vernier, Steve; Lourens, Ruan; Delport, Vivien; Lamphier, Alan; Sullivan, Glen Allen, Dynamic configuration of a radio frequency transponder.
상세보기
Chang Web, Embedded configurable logic ASIC.
상세보기
Mori Kinji (Yokohama JPX) Miyamoto Shoji (Kawasaki JPX) Shiraha Takeshi (Nishinomiya JPX), Fault diagnostic distributed processing method and system.
상세보기
Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
상세보기
Nickel,Sean M.; Castro,Rafael, Flexible converter interface for use in analog-to-digital and digital-to-analog systems.
상세보기
Griffiths David M. (Hampshire GB2), Fuel-gauging systems.
상세보기
Machida ; Fujio ; Takahashi ; Kazuya, Gain control circuit.
상세보기
Bartels, Michael W.; Wilt, Nicholas J.; Gray, Scott L., High integrity recovery from multi-bit data failures.
상세보기
Crosetto Dario B., High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use t.
상세보기
Mohamed Younis ; James W. Ernst, Integrated circuit for conditioning and conversion of bi-directional discrete and analog signals.
상세보기
Nguyen Hai T. (San Jose CA), Low power differential receiver input circuit.
상세보기
Bruckert William (Northboro MA) Bissett Thomas D. (Northboro MA) Dearth Glenn (Groton MA) Paternoster Paul (Marlboro MA), Method and apparatus for reducing checking costs in fault tolerant processors.
상세보기
Koller, Rainer; Haberl, Manfred, Method for determining an offset value for a gain of a transmission path, transmission path with adjustable gain, and use of the transmission path.
상세보기
Abbott Curtis, Multilevel logic field programmable device.
상세보기
Smith Steven E. (Manhattan Beach CA) Murphy Kenneth J. (Canoga Park CA), Multiple-redundant fault detection system and related method for its use.
상세보기
Nagata, Makoto, On-chip signal waveform measurement apparatus for measuring signal waveforms at detection points on IC chip.
상세보기
Hancock,Martin A.; Forth,J. Bradford; Lightbody,Simon H.; Huber,Benedikt T.; Teachman,Michael E., Power management integrated circuit.
상세보기
Regier,Christopher G., Programmable gain instrumentation amplifier with improved gain multiplexers.
상세보기
Kearney, Thomas Paul, Programmable input range SAR ADC.
상세보기
Hastings Roy A. (Allen TX) Neale Todd M. (Carrollton TX) Whitney Brad (Anaheim CA), Programmable mixed-mode integrated circuit architecture.
상세보기
Harrison David A. (Cupertino CA) Malik Abdul (Fishkill NY), Programming process for 3-level programming logic devices.
상세보기
Engdahl Thomas L. (Escondido CA) Hartmann Paul R. (Escondido CA) Pope Kevin (Poway CA) Cadieux Kevin (Escondido CA), Protect path switching in a performance monitoring and test system.
상세보기
Gulati, Kush; Lee, Hae-Seung, Reconfigurable analog-to-digital converter.
상세보기
Reagle Dennis J. (Riverside CA) Bolstad Gregory D. (Orange CA), Reconfigurable computer interface and method.
상세보기
Ryan Arthur ; Andrade Hugo, Reconfigurable test system.
상세보기
Danielsen Carl M. (Lake Zurich IL) Dabbish Ezzat A. (Buffalo Grove IL) Puhl Larry C. (Sleepy Hollow IL), Redundant microprocessor control system using locks and keys.
상세보기
Subramanian, Ravi, Reprogrammable digital wireless communication device and method of operating same.
상세보기
Piasecki,Douglas S., SAR analog to digital converter having multiplexable ground sense pin.
상세보기
Emmert Steven Robert ; Handly Paul Robert ; Comer Erwin Perry ; Moore Jason Jonathon, Single event upset tolerant system and method.
상세보기
Nicolaidis Michael (Athens GRX), Strongly fail-safe interface based on concurrent checking.
상세보기
Toillon Patrice,FRX, Structure for the connection of a plurality of electronic devices to an ARINC 629 type bus.
상세보기
Doering, Andreas C.; Dragone, Silvio; Herkersdorf, Andreas; Hofmann, Richard G.; Kuhlmann, Charles E., System for using FPGA technology with a microprocessor for reconfigurable, instruction level hardware acceleration.
상세보기
FitzPatrick Roger S. (Cheltenham GB2), Two lane computing systems.
상세보기
Runals,Andrew W.; Neis,Samuel C., Unified analog input front end apparatus and method.
상세보기
Boren, Gary W., Universal controller and signal monitor.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Re-configurable multi-purpose digital interface 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (57)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Re-configurable multi-purpose digital interface 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (57)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트