Apparatus and method for multi-point detection in power-over-Ethernet detection mode
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-001/26
G01R-031/08
출원번호
US-0754400
(2010-04-05)
등록번호
US-8782442
(2014-07-15)
발명자
/ 주소
Woo, Agnes
Tammineedi, Anil
Fujimori, Ichiro
Chin, David
Perzow, John
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Sterne, Kessler, Goldstein & Fox PLLC
인용정보
피인용 횟수 :
1인용 특허 :
60
초록▼
An apparatus and method for multi-point detection in a power source equipment (PSE) device is provided. During multi-point detection, a series of at least four currents is sequentially applied to a link port of the PSE device. Each current is applied during a different measurement interval. A voltag
An apparatus and method for multi-point detection in a power source equipment (PSE) device is provided. During multi-point detection, a series of at least four currents is sequentially applied to a link port of the PSE device. Each current is applied during a different measurement interval. A voltage measurement sample is obtained for each of the measurement intervals. A difference in voltage between alternating voltage samples is determined and used by a detection module to determine whether a valid power device is coupled to the link port of the PSE.
대표청구항▼
1. A method, in a power-over-Ethernet power source equipment (PSE) device, for multi-point detection of a powered device (PD), comprising: sequentially applying a plurality of currents or voltages to a link port of the PSE device;obtaining a plurality of current samples or voltage samples that corre
1. A method, in a power-over-Ethernet power source equipment (PSE) device, for multi-point detection of a powered device (PD), comprising: sequentially applying a plurality of currents or voltages to a link port of the PSE device;obtaining a plurality of current samples or voltage samples that correspond to respective currents or voltages applied to the link port;calculating a link port settling voltage for the PD by calculating a difference between a second voltage sample in the plurality of voltage samples and a first voltage sample in the pluralitv of voltage samples;calculating a signature resistance for the PD by calculating a difference between a third voltape sample in the plurality of voltage samples and the second voltage sample; anddetermining, based on the signature resistance and the link port settling voltage, whether the PD is a valid PD. 2. The method of claim 1, wherein a number of the plurality of currents or voltages corresponds to a number of current or voltage sources in the PSE device. 3. The method of claim 1, wherein determining whether the PD is the valid PD comprises: calculating a plurality of voltage differences between the plurality of voltage samples; anddetermining whether the calculated voltage differences are within a predefined range. 4. The method of claim 3, further comprising: applying an initial current or voltage; andapplying a subsequent current or voltage at a predetermined time interval for measurement. 5. The method of claim 1, further comprising: setting an initial current or voltage to be applied to the link port based on a received signal from a controller in the PSE device; andsetting an updated value for a subsequent current or voltage to be applied to the link port based on a subsequent received signal from the controller. 6. The method of claim 1, wherein determining whether the PD is the valid PD further comprises: determining whether the signature resistance is within a predefined voltage limit; anddetermining whether the link port settling voltage is less than or equal to a predefined settlement voltage. 7. The method of claim 1, further comprising: obtaining both a respective current sample and a respective voltage sample for a respective current or voltage applied to the link port. 8. The method of claim 7, further comprising: obtaining a respective temperature sample for the respective current or voltage applied to the link port. 9. The method of claim 1, wherein determining whether the PD is the valid PD further comprises: determining whether the signature resistance is within a predefined resistance range. 10. The method of claim 1, wherein determining whether the PD is the valid PD further comprises: determining whether a signature capacitance for the PD is within a predefined capacitance range. 11. The method of claim 10, wherein determining whether the PD is the valid PD further comprises: determining whether the signature resistance is within a predefined resistance range. 12. A power source equipment (PSE) device for multi-point detection of a powered device (PD), comprising: a current or voltage source configured to sequentially apply a plurality of currents or voltages to a link port of the PSE device;a measurement system configured to measure a plurality of current samples or voltage samples that correspond to respective currents or voltages applied to the link port; anda detection module configured to: calculate a link port settling for the PD by calculating a difference between a second voltage sample in the plurality of voltage samples and a first voltage sample in the plurality of voltage samples,calculate a signature resistance for the PD by calculating a difference between a third voltage sample in the plurality of voltage samples and the second voltage sample, anddetermine, based on the signature resistance and the link port settling voltage, whether the PD is a valid PD. 13. The PSE device of claim 12, wherein a number of the plurality of currents or voltages corresponds to a number of current or voltage sources in the PSE device. 14. The PSE device of claim 12, wherein the detection module is further configured to: determine whether the signature resistance is within a predefined resistance range, anddetermine whether a PD signature capacitance is within a predefined capacitance range. 15. The PSE device of claim 12, wherein the detection module is further configured to: calculate voltage differences between the voltage samples, anddetermine whether the calculated voltage differences are within a predefined range. 16. The PSE device of claim 12, wherein the current or voltage source is further configured to: apply an initial current or voltage to the link port based on a received signal from a controller in the PSE device; andapply a subsequent current or voltage to the link port based on a subsequent received signal from the controller. 17. The PSE device of claim 16, wherein the current or voltage source is configured to: apply the initial current or voltage; andapply the subsequent current or voltage at a predetermined time interval for measurement. 18. The PSE device of claim 12, wherein the current or voltage source is further configured to measure both a respective current sample and a respective voltage sample for a respective current or voltage applied to the link port. 19. The PSE device of claim 12, wherein the detection module is configured to determine whether the PD is the valid PD by: determining whether the signature resistance is within a predefined voltage limit; anddetermining whether the link port settling voltage is less than or equal to a predefined settlement voltage. 20. The PSE device of claim 12, wherein the current or voltage source is further configured to: measure a respective temperature sample for a respective current or voltage applied to the link port. 21. The PSE device of claim 12, further comprising an analog-to-digital converter (ADC). 22. The PSE device of claim 12, further comprising a data acquisition module configured to integrate the plurality of current samples or voltage samples. 23. An apparatus, comprising: a current or voltage source configured to sequentially apply a plurality of currents or voltages to a link port of the apparatus;a measurement system configured to measure a first voltage sample, corresponding to a first measurement point, a second voltage sample, corresponding to a second measurement point, and a third voltage sample, corresponding to a third measurement point, from the link port; anda detection module configured to: calculate a signature resistance for a device by calculating a difference between the third voltage sample and the second voltage sample,calculate a link port is settling voltage for the device by calculating a difference between the second voltage sample and the first voltage sample, anddetermine, based on the signature resistance and the link port settling voltage, whether the device is a valid powered device (PD). 24. The apparatus of claim 23, wherein the detection module is configured to determine whether the device is the valid PD by: determining whether the signature resistance is within a predefined voltage limit; anddetermining whether the link port settling voltage is less than or equal to a predefined settlement voltage.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (60)
Vorenkamp, Pieter; Woo, Agnes; Tammineedi, Anil; Fujimori, Ichiro; Chin, David; Perzow, John, Apparatus and method for classifying a powered device (PD) in a power source equipment (PSE) controller.
Vorenkamp, Pieter; Woo, Agnes; Tammineedi, Anil; Fujimori, Ichiro; Chin, David; Perzow, John, Apparatus and method for monitoring for a maintain power signature (MPS) of a powered device (PD) in a power source equipment (PSE) controller.
Southwell,Scott Wilson; Tang,Benjamim; Carroll,Robert T.; Schulte,Steven Joseph, Digital calibration with lossless current sensing in a multiphase switched power converter.
Nagasu Masahiro,JPX ; Kimura Shin,JPX ; Mori Mutsuhiro,JPX ; Nakata Kiyoshi,JPX ; Terunuma Mutsuhiro,JPX, Electric power converting system with integrator providing output indicative of current.
Elkayam,Shimon; Atias,Ilan; Korcharz,Dror; Pincu,David; Ferentz,Alon; Lehr,Amir; Darshan,Yair; Barnea,Nadav; Berson,Yuval, Integral board and module for power over LAN.
Colletti Paolo,ITX ; Bontempo Gregorio,ITX ; Pulvirenti Francesco,ITX ; Gariboldi Roberto,ITX, Protection circuit and method for power transistors, voltage regulator using the same.
Nahas, Joseph J.; Andre, Thomas W.; Garni, Bradley J.; Subramanian, Chitra K., Sense amplifier for a memory having at least two distinct resistance states.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.