Some embodiments provide a configurable IC that includes several configurable logic circuits, where the logic circuits include several sets of associated configurable logic circuits. For each several sets of associated configurable logic circuits, the reconfigurable IC also includes a carry circuit
Some embodiments provide a configurable IC that includes several configurable logic circuits, where the logic circuits include several sets of associated configurable logic circuits. For each several sets of associated configurable logic circuits, the reconfigurable IC also includes a carry circuit for performing up to N carry operations sequentially, wherein N is greater than two.
대표청구항▼
1. A configurable IC comprising: a plurality of configurable computational tiles, said configurable computational tiles arranged in a plurality of aligned groups of configurable computational tiles, each configurable computational tile comprising a set of configurable logic circuits for configurably
1. A configurable IC comprising: a plurality of configurable computational tiles, said configurable computational tiles arranged in a plurality of aligned groups of configurable computational tiles, each configurable computational tile comprising a set of configurable logic circuits for configurably performing a plurality of computations, each group of configurable computational tiles surrounding one shared computational resource; anda plurality of memory arrays for storing data that serve as variables in the plurality of computations of the set of configurable logic circuits, each memory array embedded between aligned groups of configurable computational tiles. 2. The configurable IC of claim 1, wherein the configurable computational tiles in each group of configurable computational tiles are in a two-row-by-two-column formation, wherein each group of configurable computational tiles perform four bits of computation. 3. The configurable IC of claim 2, wherein each group of configurable computational tiles have two symmetrical sets of configurable computational tiles that are mirror images of each other. 4. The configurable IC of claim 1, wherein the shared computation resource is a shared carry circuit. 5. The configurable IC of claim 4, wherein the shared carry circuits from adjacent groups of configurable computational tiles configurably link together to form extended carry chains. 6. The configurable IC of claim 1, wherein the plurality of memory arrays receive a set of address signals and a set of data signals from the plurality of aligned groups of configurable computational tiles. 7. The configurable IC of claim 1, wherein each configurable computational tile further comprises a set of configurable routing circuits for configurably routing signals between configurable logic circuits, wherein the configurable IC further comprises a configurable routing fabric comprising the sets of configurable routing circuits in the configurable computational tiles. 8. A configurable IC comprising: first and second sets of aligned groups of configurable computational tiles, each group of configurable computational tiles comprising a set of configurable logic circuits for jointly performing a plurality of computations; anda plurality of memory tiles embedded between the first and second sets of aligned groups of configurable computational tiles, each memory tile providing a first access port to the first set of aligned group of configurable computational tiles and a second access port to the second set of aligned group of configurable computational tiles. 9. The configurable IC of claim 8, wherein the configurable computational tiles in each group of configurable computational tiles are in a two-row-by-two-column formation, wherein each group of configurable computational tiles perform four bits of computation. 10. The configurable IC of claim 9, wherein each group of configurable computational tiles have two symmetrical sets of configurable computational tiles that are mirror images of each other. 11. The configurable IC of claim 8, wherein the jointly performed computation is performed by a carry circuit shared by the configurable computational tiles in the group of configurable computational tiles. 12. The configurable IC of claim 11, wherein the shared carry circuits from adjacent groups of configurable computational tiles configurably link together to form extended carry chains. 13. The configurable IC of claim 8, wherein the plurality of memory tiles receive a set of address signals and a set of data signals from the first and second sets of aligned groups of configurable computational tiles. 14. The configurable IC of claim 8, wherein each configurable computational tile further comprises a set of configurable routing circuits for configurably routing signals between configurable logic circuits, wherein the configurable IC further comprises a configurable routing fabric comprising the sets of configurable routing circuits in the configurable computational tiles. 15. An electronic device comprising: a configurable IC comprising: a plurality of groups of configurable computational tiles, each configurable computational tile comprising a set of configurable logic circuits for configurably performing a plurality of computations, each group of configurable computational tiles in an arrangement that includes a common computational resource shared by the group of configurable computational tiles for performing the plurality of computations; anda plurality of memory arrays for storing data that serve as variables in the plurality of computations of configurable logic circuits, each memory array embedded between aligned groups of configurable computational tiles; anda memory device for storing configuration memory for configuring the configurable logic circuits. 16. The configurable IC of claim 15, wherein the configurable computational tiles in each group of configurable computational tiles are in a two-row-by-two-column formation, wherein each group of configurable computational tiles perform four bits of computation. 17. The configurable IC of claim 15, wherein the common computational resource shared is a shared carry circuit. 18. The configurable IC of claim 17, wherein the shared carry circuits from adjacent groups of configurable computational tiles configurably link together to form extended carry chains. 19. The configurable IC of claim 15, wherein the plurality of memory arrays receive a set of address signals and a set of data signals from the plurality of groups of configurable computational tiles. 20. The configurable IC of claim 15, wherein each configurable computational tile further comprises a set of configurable routing circuits for configurably routing signals between configurable logic circuits, wherein the configurable IC further comprises a configurable routing fabric comprising the sets of configurable routing circuits in the configurable computational tiles.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (91)
Hennenhoefer Eric Todd ; Raymond Jonathan Henry, Apparatus and method for partitioning multiport rams.
Trout Ray C. (12126 Palm Way Houston TX 77034), Complementary concurrent cooperative multi-processing multi-tasking processing system using shared memories with a minim.
Andy L. Lee ; Christopher F. Lane ; Srinivas T. Reddy ; Brian D. Johnson ; Ketan H. Zaveri ; Mario Guzman ; Quyen Doan, Configurable memory structures in a programmable logic device.
Inoue Kazunari (Hyogo JPX) Fudeyasu Yoshio (Hyogo JPX), Dual port memory effecting transfer of data between a serial register and an arbitrary memory block.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Pugh,Daniel J.; Caldwell,Andrew, Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources.
Morgan James D. (Garland TX) Adams ; Jr. Allen R. (Plano TX) Nimon Robert E. (Arlington TX) Read Edgar L. (Plano TX), Interprocessor switching network.
Agrawal Om Prakash ; Wright Michael James ; Shen Ju, Logic device (PLD) having direct connections between configurable logic blocks (CLBs) and configurable input/output bloc.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Donaldson,Robert L.; Hudson,Rhett D.; Marshall, Jr.,Lawrence M.; Gray,Michael N.; Sullivan,James J.; Peterson,James B.; Smith,Teresa G.; Klewin,Michael P.; Hawver,Dennis M., Method and apparatus for modeling dataflow systems and realization to hardware.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Rhoden Desi (Boulder CO) Emmot Darel N. (Fort Collins CO), Methods and apparatus for maximizing column address coherency for serial and random port accesses to a dual port RAM arr.
Leventis,Paul; Pedersen,Bruce; Lane,Chris; Reddy,Srinivas; Lewis,David, Multiplexing device including a hardwired multiplexer in a programmable logic device.
Kim Won S. (Fremont CA) Nickolls John R. (Los Altos CA), Parallel processor system with highly flexible local control capability, including selective inversion of instruction si.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.