[특허]Method and system of exchanging information between processors

Method and system of exchanging information between processors 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-011/00
출원번호	US-0042985 (2005-01-25)
등록번호	US-8799706 (2014-08-05)
발명자 / 주소	Bruckert, William F. Garcia, David J. Heynemann, Thomas A. Klecka, James S. Sprouse, Jeffrey A.
출원인 / 주소	Hewlett-Packard Development Company, L.P.
인용정보	피인용 횟수 : 0 인용 특허 : 29

초록 ▼

A method and system of exchanging information between processors. At least some of the illustrative embodiments may be a method comprising exchanging information between a plurality of processors by writing (by a first processor) a first datum to a logic device and then continuing processing of a user program by the first processor, writing (by a second processor) a second datum to the logic device and then continuing processing of a user program by the second processor, and writing (by the logic device) the first and second datum to each of the first and second processors after all the processors have written their respective datum to the logic device.

대표청구항 ▼

1. A method comprising: exchanging information between a plurality of processors comprising writing, by a first processor, a first datum to a logic device, and then continuing processing of a user program by the first processor;writing, by a second processor, a second datum to the logic device, and then continuing processing of a user program by the second processor;making a determination, by the logic device, that both the first and second processors have written their respective datum to the logic device; and triggered by the determinationwriting, by the logic device, the first and second datum to each of the first and second processors. 2. The method as defined in claim 1 further comprising: wherein writing by the first processor further comprises writing to a first memory location of the logic device;wherein writing by the second processor further comprises writing to a second memory location of the logic device; andwherein writing by the logic device further comprises writing the first and second datum to a memory of the first processor and writing the first and second datum to a memory of the second processor. 3. The method as defined in claim 2 wherein writing by the logic device further comprises writing a time of day value to the memory of the first processor, and writing the time of day value to the memory of the second processor. 4. The method as defined in claim 1 further comprising: writing, by a third processor, a third datum to the logic device, and then continuing processing of a user program by the third processor;wherein writing by the logic device further comprises writing each of the first, second and third datum to each of the processors. 5. The method as defined in claim 4 further comprising: wherein writing by the first processor further comprises writing to a first memory location of the logic device;wherein writing by the second processor further comprises writing to a second memory location of the logic device;wherein writing by the third processor further comprises writing to a third memory location of the logic device;wherein writing by the logic device further comprises writing each of the first, second and third datum to the memory of each of the first, second and third processor. 6. The method as defined in claim 5 wherein writing by the logic device further comprises writing a time of day value to the memory of each of the first, second and third processor. 7. The method as defined in claim 1 further comprising: wherein writing by the a first processor further comprises writing the first datum to the logic device, and then continuing processing by the first processor without stalling the first processor between writing the first datum and continuing processing; andwherein writing by the second processor further comprises writing the second datum to the logic device, and then continuing processing by the second processor without stalling the second processor between writing the second datum and continuing processing.

이 특허에 인용된 특허 (29)

Clegg, Jason Alan; Graham, Charles Scott; Lambeth, Shawn Michael; Van Grinsven, Gene Steven, Apparatus and method for adaptive address-based historical utilization recording.
상세보기
Stanfield, McCoy J., Bag holder.
상세보기
Williams Emrys J., Determinism in a multiprocessor computer system and monitor and processor therefor.
상세보기
James Stevens Klecka ; William F. Bruckert ; Robert L. Jardine, Error self-checking and recovery using lock-step processor pair architecture.
상세보기
Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA), Fault resilient/fault tolerant computing.
상세보기
Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
상세보기
Bissett Thomas D. ; Leveille Paul A. ; Muench Erik, Fault resilient/fault tolerant computing.
상세보기
Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
상세보기
Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
상세보기
Thomas D. Bissett ; Paul A. Leveille ; Erik Muench, Fault resilient/fault tolerant computing.
상세보기
Papenberg Robert L. (San Jose CA) Yang Runchan D. (San Jose CA) Wotring David H. (San Jose CA) Rydhan Mohammad F. (San Jose CA) Voloshin Paul (San Jose CA) Talaat Mohamed M. (Mountain View CA), Fault tolerant memory system.
상세보기
Papenberg Robert L. (San Jose CA) Yang Runchan D. (San Jose CA) Wotring David H. (San Jose CA) Rydhan Mohammad F. (San Jose CA) Voloshin Paul (San Jose CA) Talaat Mohamed M. (Mountain View CA), Fault tolerant memory system.
상세보기
Jewett Douglas E. (Austin TX) Bereiter Tom (Austin TX) Vetter Brian (Austin TX) Banton Randall G. (Austin TX) Cutts ; Jr. Richard W. (Georgetown TX) Westbrook ; deceased Donald C. (late of Austin TX , Fault-tolerant computer system with online recovery and reintegration of redundant components.
상세보기
Jewett Douglas E. ; Bereiter Tom ; Vetter Bryan ; Banton Randall G. ; Cutts ; Jr. Richard W. ; Westbrook Donald C. ; Fey ; Jr. Krayn W. ; Posdro John ; Debacker Kenneth C. ; Mehta Nikhil A., Fault-tolerant computer system with online recovery and reintegration of redundant components.
상세보기
Cutts ; Jr. Richard W. (Georgetown) Norwood Peter C. (Austin) DeBacker Kenneth C. (Austin) Mehta Nikhil A. (Austin) Jewett Douglas E. (Austin) Allison John D. (Austin TX) Horst Robert W. (Champaign I, Fault-tolerant computer with three independently clocked processors asynchronously executing identical code that are syn.
상세보기
Cutts ; Jr. Richard W. ; Debacker Kenneth C. ; Horst Robert W. ; Mehta Nikhil A. ; Jewett Douglas E. ; Allison John David ; Southworth Richard A., Interrupts between asynchronously operating CPUs in fault tolerant computer system.
상세보기
Bissett Thomas D. ; Leveille Paul A. ; Muench Erik ; Tremblay Glenn A., Loosely-coupled, synchronized execution.
상세보기
Horst Robert W. (Champaign IL), Method and apparatus for synchronizing a plurality of processors.
상세보기
Horst Robert W. (Cupertino CA), Method and apparatus for synchronizing a plurality of processors.
상세보기
Horst Robert W. (Cupertino CA), Method and apparatus for synchronizing a plurality of processors.
상세보기
Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA) , Method for executing I/O request by I/O processor after receiving trapped memory address directed to I/O device from all.
상세보기
Sonnier David Paul ; Baker William Edward ; Bunton William Patterson ; Fowler Daniel L. ; Jones ; Jr. Curtis Willard ; Krause John C. ; Simpson Michael P. ; Watson William Joel, Method of synchronizing a pair of central processor units for duplex, lock-step operation by copying data into a corres.
상세보기
Kraemer Rolf (Schwieberdingen DEX) Graft Herbert (Dornstetten-Hallwangen DEX), Multi-processor system in which at least two processors access the same memory.
상세보기
Cutts ; Jr. Richard W. (Georgetown TX) Mehta Nikhil A. (Austin TX) Jewett Douglas E. (Austin TX), Multiple processor system having shared memory with private-write capability.
상세보기
Horst Robert W. (Champaign IL), Multiple-processor computer system with asynchronous execution of identical code streams.
상세보기
Jewett Douglas E. (Austin TX), Multiprocessor system with each processor executing the same instruction sequence and hierarchical memory providing on d.
상세보기
Horst Robert W. ; Garcia David J. ; Bunton William Patterson ; Bruckert William F. ; Fowler Daniel L. ; Jones ; Jr. Curtis Willard ; Sonnier David Paul ; Watson William Joel ; Williams Frank A., Self-checked, lock step processor pairs.
상세보기
Sonnier David P. (Austin TX) Bunton Wiliam P. (Austin TX) Cutts ; Jr. Richard W. (Georgetown TX) Klecka James S. (Lexington TX) Krause John C. (Georgetown TX) Watson William J. (Austin TX) Zalzala Li, Synchronized data transmission between elements of a processing system.
상세보기
Inaho Osamu,JPX, System and method for collecting dump information in a multi-processor data processing system.
상세보기

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC

저장형식

Text(ASCII format)
Excel format
PIAS분석(.xls)

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

연합인증

Method and system of exchanging information between processors 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (29)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Method and system of exchanging information between processors 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (29)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트