High throughput cyclical epitaxial deposition and etch process
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/20
H01L-021/36
출원번호
US-0111917
(2011-05-19)
등록번호
US-8809170
(2014-08-19)
발명자
/ 주소
Bauer, Matthias
출원인 / 주소
ASM America Inc.
대리인 / 주소
Knobbe, Martens, Olson & Bear, LLP
인용정보
피인용 횟수 :
5인용 특허 :
215
초록▼
Methods of selective formation leave high quality epitaxial material using a repeated deposition and selective etch process. During the deposition process, an inert carrier gas is provided with a silicon-containing source without hydrogen carrier gas. After depositing silicon-containing material, an
Methods of selective formation leave high quality epitaxial material using a repeated deposition and selective etch process. During the deposition process, an inert carrier gas is provided with a silicon-containing source without hydrogen carrier gas. After depositing silicon-containing material, an inert carrier gas is provided with an etchant to selectively etch deposited material without hydrogen. The deposition and etch processes can be repeated until a desired thickness of silicon-containing material is achieved. Using the processes described within, it is possible to maintain temperature and pressure conditions, as well as inert carrier gas flow rates, to provide for increased throughput. The inert flow can be constant, or etch rates can be increased by reducing inert flow for the etch phases of the cycles.
대표청구항▼
1. A method for selectively forming silicon-containing material over single crystal semiconductor surfaces, comprising: providing a substrate, the substrate comprising insulating surfaces and single-crystal semiconductor surfaces;depositing silicon-containing material over the insulating surfaces an
1. A method for selectively forming silicon-containing material over single crystal semiconductor surfaces, comprising: providing a substrate, the substrate comprising insulating surfaces and single-crystal semiconductor surfaces;depositing silicon-containing material over the insulating surfaces and single crystal semiconductor surfaces of the substrate by flowing a silicon-containing source vapor and an inert carrier gas without flowing H2;selectively removing silicon-containing material from over the insulating surfaces by flowing an etchant while maintaining continuous flow of the inert carrier gas without flowing H2; andcycling the deposition and selective removal two or more times until a desired thickness of silicon-containing material over the single crystal semiconductor surfaces is achieved, wherein the inert carrier gas is continuously flowed without H2 throughout the cycling. 2. The method of claim 1, wherein the inert carrier gas comprises He. 3. The method of claim 1, wherein the inert carrier gas comprises N2. 4. The method of claim 1, wherein the inert carrier gas flows at a rate between 5 and 10 slm during the deposition process. 5. The method of claim 1, wherein the inert carrier gas flow remains constant during both the deposition and selective removal processes. 6. The method of claim 1, wherein depositing silicon-containing material takes place at a constant temperature between 500 and 600° C. 7. The method of claim 1, wherein depositing silicon-containing material by flowing a silicon-containing source vapor takes place for between 1 and 5 seconds. 8. The method of claim 1, wherein selectively removing silicon-containing material takes place for between 1 and 15 seconds. 9. The method of claim 1, further comprising introducing a carbon-source gas comprised of monomethyl silane (MMS) with the silicon-source containing vapor and inert carrier gas during the deposition of silicon-containing material. 10. The method of claim 9, wherein the monomethyl silane (MMS) flows at a rate between 10 sccm and 100 sccm during the deposition of silicon-containing material. 11. The method of claim 1, wherein the silicon-containing material deposited in the recess forms a strained heteroepitaxial film. 12. The method of claim 1, wherein the silicon-containing material deposited on the single crystal semiconductor surfaces is carbon-doped. 13. A method for selectively forming silicon-containing material in a recess, comprising: providing a substrate into a chemical vapor deposition chamber, the substrate comprising a recess and an adjacent insulating surface;depositing epitaxial material over the recess and non-epitaxial material over the adjacent insulating surface by flowing trisilane and an inert carrier gas in the chamber, wherein the inert carrier gas flows at a constant rate;selectively removing portions of the non-epitaxial material from over the insulating surface by flowing an etchant while maintaining a continuous flow of the inert carrier gas in the chamber; andrepeating a cycle of deposition and the selective removal in the same chamber until a desired thickness of silicon-containing material is deposited in the recess, wherein the inert carrier gas is flowed continuously throughout the depositing, selectively removing, and repeating. 14. The method of claim 13, wherein the inert carrier gas comprises He. 15. The method of claim 13, wherein the inert carrier gas comprises N2. 16. The method of claim 13, wherein the deposited silicon-containing material is tensile strained. 17. The method of claim 13, wherein the deposited silicon-containing material is a silicon-carbon material doped with phosphorus. 18. The method of claim 13, wherein depositing epitaxial material comprises blanket depositing epitaxial material. 19. The method of claim 13, wherein depositing epitaxial material comprises selectively depositing epitaxial material. 20. The method of claim 13, wherein the inert carrier gas flow rate is maintained at the same constant flow rate during selectively removing portions of the non-epitaxial material as during depositing the epitaxial material. 21. The method of claim 13, wherein the etchant comprises HCl and the inert carrier gas flow rate is reduced during selectively removing portions of the non-epitaxial material relative to the inert carrier gas flow rate during depositing epitaxial material. 22. The method of claim 13, wherein the etchant comprises Cl2 and the inert carrier gas flow rate is increased during selectively removing portions of the non-epitaxial material relative to the inert carrier gas flow rate during depositing epitaxial material. 23. A method for selectively forming carbon-doped silicon-containing material in a recess comprising: providing a substrate into a chemical vapor deposition chamber, the substrate comprising a recess adjacent to an insulator;introducing a silicon-containing source vapor, a carbon-containing source vapor and an inert carrier gas to deposit carbon-doped silicon-containing material on the recess and insulator, wherein the inert carrier gas is introduced at a first flow rate;stopping the flow of silicon-containing source vapor and carbon-containing source vapor while varying the inert carrier gas flow rate;flowing an etchant to etch material from the insulator while flowing the inert carrier gas at a second flow rate less than the first flow rate of the inert carrier gas; andrepeating the cycle of depositing and etching until a desired thickness of material is achieved in the recess, wherein the inert carrier gas is flowed continuously throughout the introducing, stopping, flowing of etchant, and repeating. 24. The method of claim 23, wherein the inert carrier gas flows at a rate of between 5 and 13 slm during deposition. 25. The method of claim 23, wherein the inert carrier gas flows at a rate of about 40 slm. 26. The method of claim 23, wherein the deposited carbon-doped silicon-containing material in the recess has a substitutional carbon concentration [C] between 1 and 3%. 27. The method of claim 23, wherein the etchant comprises HCl. 28. The method of claim 27, further comprising introducing GeH4 during the etching process. 29. The method of claim 23, wherein the etchant comprises Cl2. 30. The method of claim 23, wherein the deposition process take place at a temperature between 525° C. and 575° C. 31. The method of claim 23, wherein the etchant is first introduced into the chamber during the deposition process as part of a selective deposition process. 32. The method of claim 23, wherein material is etched from the insulator at a rate greater than 100 nm/min. 33. A method for selectively forming silicon-containing material in a recess, comprising: providing a semiconductor substrate into a chemical vapor deposition chamber, the substrate comprising a recess and an adjacent insulating surface;depositing silicon-containing material over the recess and adjacent insulating surface by flowing a silicon-containing source vapor and an inert carrier gas in the chamber;selectively removing portions of the silicon-containing material from over the insulating surface by flowing HCl and GeH4 with the inert carrier gas without flowing H2; andrepeating the deposition and selective removal processes in the same chamber until a desired thickness of silicon-containing material is deposited in the recess, wherein the inert gas is flowed continuously throughout the depositing, selectively removing, and repeating. 34. The method of claim 33, wherein the ratio of the rate of etching of silicon-containing material over the insulating surface to the rate of etching silicon-containing material over the recess is between 2:1 and 200:1.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (215)
Reisman Arnold (Raleigh) Temple Dorota (Raleigh NC), Alternating cyclic pressure modulation process for selective area deposition.
Edelstein Daniel Charles ; Harper James McKell Edwin ; Hu Chao-Kun ; Simon Andrew H. ; Uzoh Cyprian Emeka, Copper interconnection structure incorporating a metal seed layer.
Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with composite atomic barrier film and process for making same.
Lu Nicky C. (Yorktown Heights NY) Machesney Brian J. (Burlington VT), Fabrication method for forming a self-aligned contact window and connection in an epitaxial layer and device structures.
Seamons Martin ; Ching Cary ; Imaoka Kou,JPX ; Sato Tatsuya,JPX ; Ravi Tirunelveli S. ; Triplett Michael C., Gas chemistry for improved in-situ cleaning of residue for a CVD apparatus.
Blackwood Robert S. (Lubbock TX) Biggerstaff Rex L. (Lubbock TX) Clements L. Davis (Lincoln NE) Cleavelin C. Rinn (Lubbock TX), Gaseous process and apparatus for removing films from substrates.
Twynam John K. (Tenri JPX) Kishimoto Katsuhiko (Nara JPX) Kinosada Toshiaki (Izumi JPX), Heterojunction bipolar transistor having low electron and hole concentrations in the emitter-base junction region.
Wen Cheng P. (Mission Viejo CA) Wu Chan S. (Torrance CA) Chu Peter (Hawthorne CA), Heterojunction bipolar transistor structure having low base-collector capacitance, and method of fabricating the same.
Morcom William R. (Melbourne Beach FL) Nicolay Hugh C. (Melbourne Village FL) Cox Eugene R. (Palm Bay FL), I2L Integrated circuit and process of fabrication.
Shealy Jeffrey B. ; Matloubian Mehran, Junction high electron mobility transistor-heterojunction bipolar transistor (JHEMT-HBT) monolithic microwave integrated circuit (MMIC) and single growth method of fabrication.
Huang Richard J. (Milpitas CA) Cheung Robin W. (Cupertino CA) Rakkhit Rajat (Milpitas CA) Lee Raymond T. (Sunnyvale CA), Landing pad technology doubled up as a local interconnect and borderless contact for deep sub-half micrometer IC applica.
Chong,Yung Fu; Greene,Brian Joseph, Method and structure to prevent silicide strapping of source/drain to body in semiconductor devices with source/drain stressor.
Kelly Michael A. (121 Erica Way Portola Valley CA 94028), Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its.
Kim Yeong-kwan,KRX ; Lee Sang-in,KRX ; Park Chang-soo,KRX ; Kim Young-sun,KRX, Method for forming dielectric film of capacitor having different thicknesses partly.
Jastrzebski Lubomir L. (Plainsboro NJ) Johansson Ronald J. (Lawrenceville NJ) Sauer Donald J. (Allentown NJ), Method for forming dielectrically isolated transistor.
Rhodes Howard E. (Boise ID) Fazan Pierre C. (Boise ID) Chan Hiang C. (Boise ID) Dennison Charles H. (Boise ID) Liu Yauh-Ching (Boise ID), Method for forming low resistance DRAM digit-line.
Corboy ; Jr. John F. (Ringoes NJ) Jastrzebski Lubomir L. (Plainsboro NJ) Blackstone Scott C. (Hopewell NJ) Pagliaro ; Jr. Robert H. (Trenton NJ), Method for growing monocrystalline silicon through mask layer.
Yu Chang (Boise ID) Doan Trung T. (Boise ID) Sandhu Gurtej S. (Boise ID), Method for improving step coverage of a metallization layer on an integrated circuit by use of a high melting point meta.
Ryum Byung-Ryul (Daejeon KRX) Han Tae-Hyeon (Daejeon KRX) Lee Soo-Min (Daejeon KRX) Cho Deok-Ho (Daejeon KRX) Lee Seong-Hearn (Daejeon KRX) Kang Jin-Young (Daejeon KRX), Method for making bipolar transistor having an enhanced trench isolation.
Kim Sung-tae (Seoul KRX) Kim Kyung-hoon (Seoul KRX) Ko Jae-hong (Seoul KRX), Method for manufacturing a semiconductor device having increased surface area conductive layer.
Critchlow Dale L. (Burlington VT) DeBrosse John K. (Essex Junction VT) Mohler Rick L. (Williston VT) Noble ; Jr. Wendell P. (Milton VT) Parries Paul C. (Essex Junction VT), Method for providing silicide bridge contact between silicon regions separated by a thin dielectric.
Wei Che C. (Plano TX) Zaccherini Chiara (Milan TX ITX) Miller Robert O. (The Colony TX) Dixit Girish A. (Dallas TX), Method for self-aligned polysilicon contact formation.
Sandhu Gurtej S. (Boise ID) Doan Trung T. (Boise ID) Yu Chang (Boise ID), Method for simultaneously forming silicide and effecting dopant activation on a semiconductor wafer.
Corboy ; Jr. John F. (East Amwell Township ; Hunterdon County NJ) Pagliaro ; Jr. Robert H. (Ewing Township ; Mercer County NJ) Jastrzebski Lubomir L. (Plainsboro NJ) Soydan Ramazan (Berkley Township , Method of depositing uniformly thick selective epitaxial silicon.
Burghartz Joachim N. (Croton-on-Hudson NY) Ginsberg Barry J. (Yorktown Heights NY) Mader Siegfried (Croton-on-Hudson NY), Method of forming bipolar transistor having self-aligned emitter-base using selective and non-selective epitaxy.
Kang Sang-bom,KRX ; Lim Hyun-seok,KRX ; Chae Yung-sook,KRX ; Jeon In-sang,KRX ; Choi Gil-heyun,KRX, Method of forming metal layer using atomic layer deposition and semiconductor device having the metal layer as barrier metal layer or upper or lower electrode of capacitor.
Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
Raaijmakers, Ivo; Haukka, Suvi P.; Saanila, Ville A.; Soininen, Pekka J.; Elers, Kai-Erik; Granneman, Ernst H. A., Method of making conformal lining layers for damascene metallization.
Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Schepis Dominic J. (Wappingers Falls NY) Silvestri Victor J. (Hopewell Junction NY), Method of making defect free silicon islands using SEG.
Kim Sung-tae (Seoul KRX) Lee Hyeung-gyu (Seoul KRX) Ko Jae-hong (Seoul KRX), Method of making semiconductor device having a capacitor of large capacitance.
Zijlstra Piebe A. (Nijmegen NLX), Method of manufacturing a semiconductor device using a chemical vapour deposition process with plasma cleaning of the re.
Li Li ; Westmoreland Donald L. ; Hawthorne ; deceased Richard C. ; Torek Kevin, Method of wafer cleaning, and system and cleaning solution regarding same.
Wang Fei ; Lyons Christopher F. ; Nguyen Khanh B. ; Bell Scott A. ; Levinson Harry J. ; Yang Chih Yuh, Method using a thin resist mask for dual damascene stop layer etch.
Martin Ceredig Roberts ; Kunal R. Parekh, Methods of electrically contacting to conductive plugs, methods of forming contact openings, and methods of forming dynamic random access memory circuitry.
Blackstone Scott C. (Needham MA) Hower Philip L. (Concord MA) Roughan Elizabeth M. (Newton MA) Doucette Christopher H. (Clinton MA) Lee Roy (Andover MA) Cotnam Carolyn Q. (Waltham MA), New diode structure.
Hirai Yutaka (Hikone JPX) Matsuyama Jinsho (Nagahama JPX) Shirai Shigeru (Nagahama JPX), Process for forming and etching a film to effect specific crystal growth from activated species.
Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Process for making a semiconductor device with barrier film formation using a metal halide and products thereof.
Wuu Shou-Gwo (Chu-Gong Hsinchu TWX) Liang Mong-Song (Hsin-chu TWX) Wang Chuan-Jung (Chu-Tong TWX) Su Chung-Hui (Hsinchu TWX), Process of making a polysilicon barrier layer in a self-aligned contact module.
Markunas Robert J. (Chapel Hill NC) Hendry Robert (Hillsborough NC) Rudder Ronald A. (Cary NC), Remote plasma enhanced CVD method for growing an epitaxial semiconductor layer.
Mee-Young Yoon KR; Sang-In Lee KR; Hyun-Seok Lim KR, Semiconductor device fabrication method using an interface control layer to improve a metal interconnection layer.
Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
Price J. B. (Scottsdale AZ) Tobin Philip J. (Scottsdale AZ) Pintchovski Fabio (Mesa AZ) Seelbach Christian A. (San Jose CA), Titanium nitride MOS device gate electrode and method of producing.
Ye, Zhiyuan; Kim, Yihwan; Li, Xiaowei; Zojaji, Ali; Dalida, Nicholas C.; Tang, Jinsong; Chen, Xiao; Samoilov, Arkadii V., Use of CL2 and/or HCL during silicon epitaxial film formation.
Ye, Zhiyuan; Kim, Yihwan; Li, Xiaowei; Zojaji, Ali; Dalida, Nicholas C.; Tang, Jinsong; Chen, Xiao; Samoilov, Arkadii V., Use of Cl2 and/or HCl during silicon epitaxial film formation.
Michael W. Halpin ; Mark R. Hawkins ; Derrick W. Foster ; Robert M. Vyne ; John F. Wengert ; Cornelius A. van der Jeugd ; Loren R. Jacobs ; Frank B. M. Van Bilsen ; Matthew Goodman ; Hartman, Wafer support system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.