4H SiC epiwafers with thickness of 50-100 μm are grown on 4° off-axis substrates. Surface morphological defect density in the range of 2-6 cm−2 is obtained from inspection of the epiwafers. Consistent carrier lifetime in the range of 2-3 μs has been obtained on these epiwafers. Very low BPD density
4H SiC epiwafers with thickness of 50-100 μm are grown on 4° off-axis substrates. Surface morphological defect density in the range of 2-6 cm−2 is obtained from inspection of the epiwafers. Consistent carrier lifetime in the range of 2-3 μs has been obtained on these epiwafers. Very low BPD density has been confirmed in the epiwafers with BPD density down to below 10 cm−2. Epitaxial wafers with thickness of 50-100 μm have been used to fabricate diodes. High voltage testing has demonstrated blocking voltages near the theoretical values for 4H-SiC. Blocking voltage as high as 8 kV has been achieved in devices fabricated on 50 μm thick epitaxial films, and blocking voltage as high as 10 kV has been obtained in devices fabricated on 80 μm thick films. Failure analysis confirmed triangle defects, which form from surface damage or particles present during epitaxy, are killer defects and cause the device to fail in reverse bias operation. In addition, the leakage current at the high blocking voltages of the JBS diodes showed no correlation with the screw dislocation density. It is also observed that the main source of basal plane dislocations in the epilayer originates in the crystal growth process.
대표청구항▼
1. A high voltage semiconductor device comprising: a single crystal, 4° off-axis 4H-SiC substrate tilted away from the c-axis toward the direction, having an area of 0.02 to 1.5 cm2 having: a micropipe density of less than 1/cm2,a screw dislocation density of less than 2000/cm2, anda basal plane di
1. A high voltage semiconductor device comprising: a single crystal, 4° off-axis 4H-SiC substrate tilted away from the c-axis toward the direction, having an area of 0.02 to 1.5 cm2 having: a micropipe density of less than 1/cm2,a screw dislocation density of less than 2000/cm2, anda basal plane dislocation density of less than 2000/cm2; anda plurality of epitaxial layers over the substrate, wherein at least one of the plurality of epitaxial layers has: a net carrier concentration in the range from 1×1014/cm3 to 2×1016/cm3,a micropipe density of less than 1/cm2,a screw dislocation density of less than 2000/cm2, anda basal plane dislocation density of less than 10/cm2. 2. The high voltage semiconductor device of claim 1, further comprising at least one p-n junction formed by two adjacent epitaxial layers. 3. The high voltage semiconductor device of claim 1, further comprising at least one epitaxial layer with carrier lifetime of more than 1 microsecond. 4. The high voltage semiconductor device of claim 1, wherein reverse bias blocking voltage, represented as the maximum voltage measured at a leakage current of less than or equal to 10 mA/cm2, is in the range of more than 85% of the theoretical value determined by modeling the device using SiC materials constants. 5. A method for manufacturing a semiconductor device, comprising: manufacturing a single crystal, 4° off-axis 4H-SiC substrate tilted away from the c-axis toward the direction, having: a micropipe density of less than 1/cm2,a screw dislocation density of less than 2000/cm2, anda basal plane dislocation density of less than 2000/cm2; anddepositing a plurality of epitaxial layers over the substrate, wherein at least one of the plurality of epitaxial layers has: a net carrier concentration in the range from 1×1014/cm3 to 2×1016/cm3, anda micropipe density of less than 1/cm2,a screw dislocation density of less than 2000/cm2, anda basal plane dislocation density of less than 10/cm2. 6. The method of claim 5, wherein the step of depositing the plurality of epitaxial layers further comprises forming at least one p-n junction. 7. The high voltage semiconductor device of claim 1, wherein the plurality of epitaxial layers is formed by a CVD epitaxy process comprising utilization of a mixture of reactive gases comprising chlorosilanes, HxSiCl(1−x), a hydrocarbon gas, hydrogen and hydrogen chloride. 8. The high voltage semiconductor device of claim 1, wherein at least one of the plurality of epitaxial layers is formed in a horizontal gas flow CVD epitaxy reactor. 9. The method of claim 5, wherein the plurality of epitaxial layers is formed by a CVD epitaxy process comprising utilization of a mixture of reactive gases comprising chlorosilanes, HxSiCl(1−x), a hydrocarbon gas, hydrogen and hydrogen chloride. 10. The method of claim 5, wherein at least one of the plurality of epitaxial layers is formed in a horizontal gas flow CVD epitaxy reactor.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (40)
Burk ; Jr. Albert A. ; Thomas Linard M., Ceiling arrangement for an epitaxial growth reactor.
Wenski, Guido; Altmann, Thomas; Huber, Anton; Heilmaier, Alexander, Double-sided polishing process for producing a multiplicity of silicon semiconductor wafers.
Davis Robert F. (Raleigh NC) Kong Hua-Shuang (Raleigh NC) Glass Jeffrey T. (Apex NC) Carter ; Jr. Calvin H. (Raleigh NC), Growth of beta-sic thin films and semiconductor devices fabricated thereon.
Kong Hua-Shuang (Raleigh NC) Glass Jeffrey T. (Apex NC) Davis Robert F. (Raleigh NC), Homoepitaxial growth of alpha-SiC thin films and semiconductor devices fabricated thereon.
Dmitriev Vladimir A. (Fuquay-Varina NC) Rendakova Svetlana V. (St. Petersburg RUX) Ivantsov Vladimir A. (St. Petersburg RUX) Carter ; Jr. Calvin H. (Cary NC), Method for reducing micropipe formation in the epitaxial growth of silicon carbide and resulting silicon carbide structu.
Kitou Yasuo,JPX ; Sugiyama Naohiro,JPX ; Okamoto Atsuto,JPX ; Tani Toshihiko,JPX ; Kamiya Nobuo,JPX, Method of producing single crystals and a seed crystal used in the method.
Bauer,Matthias; Weeks,Keith Doran; Tomasini,Pierre; Cody,Nyles, Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition.
Wenski, Guido; Altmann, Thomas; Feuchtinger, Ernst; Bernwinkler, Willibald; Winkler, Wolfgang; Heier, Gerhard, Semiconductor wafer with improved flatness, and process for producing the semiconductor wafer.
Kawasaki, Takafumi; Mimura, Seiichi; Nishida, Hirokazu; Yoshida, Yasuhiro, Slurry for slicing silicon ingot and method for slicing silicon ingot using the same.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Harada, Shin; Sasaki, Makoto; Masuda, Takeyoshi, Substrate composed of silicon carbide with thin film, semiconductor device, and method of manufacturing a semiconductor device.
Powell,Adrian; Brixius,William H.; Leonard,Robert Tyler; McClure,Davis Andrew; Laughner,Michael, Three inch silicon carbide wafer with low warp, bow, and TTV.
Loboda, Mark; Drachev, Roman; Hansen, Darren; Sanchez, Edward, Method for growing a SiC crystal by vapor deposition onto a seed crystal provided on a support shelf which permits thermal expansion.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.