$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Configuration context switcher

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/173
  • H01L-025/00
  • G06F-017/50
  • G06F-015/78
  • H03K-019/177
  • G11C-007/10
출원번호 US-0679981 (2012-11-16)
등록번호 US-8901956 (2014-12-02)
발명자 / 주소
  • Chandler, Trevis
  • Redgrave, Jason
  • Voogel, Martin
출원인 / 주소
  • Tabula, Inc.
대리인 / 주소
    Adeli LLP
인용정보 피인용 횟수 : 1  인용 특허 : 177

초록

An IC with configuration context switchers is provided. The IC includes several configurable circuits, each of which configurably performs one of several operations at any given time, based on the configuration data set that it receives at that time. The IC includes several storage circuits for stor

대표청구항

1. An integrated circuit (IC) comprising: an unclocked state element for switchably receiving different configuration data sets, wherein each received configuration data set has a logical bit comprising first and second physical bits, the first physical bit for setting the state of the unclocked sta

이 특허에 인용된 특허 (177)

  1. Swami,Parvesh; Khanna,Namerita; Agarwal,Deepak, Architecture for programmable logic device.
  2. Wilson Yee ; Fung Fung Lee ; Edmond Cheung, Bank-based configuration and reconfiguration for programmable logic in a system on a chip.
  3. Houston,Theodore W.; Deng,Xiaowei, Bit line control for low power in standby.
  4. Mason William R. ; Amerson Frederic C., Block segmentation of configuration lines for fault tolerant programmable logic device.
  5. Kengo Azegami JP; Koichi Yamashita JP, Chain-connected shift register and programmable logic circuit whose logic function is changeable in real time.
  6. Kamp,Winfried; Koeppe,Siegmar; Scheppler,Michael, Circuit arrangement for supplying configuration data in FPGA devices.
  7. Lo, William, Circuit for reducing pin count of a semiconductor chip and method for configuring the chip.
  8. Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
  9. Cliff Richard G., Coarse-grained look-up table architecture.
  10. Tang, Robin, Complete refresh scheme for 3T dynamic random access memory cells.
  11. Rohe,Andre; Teig,Steven, Concurrent optimization of physical design and operational cycle assignment.
  12. Teig, Steven; Redgrave, Jason, Configurable IC with error detection and correction circuitry.
  13. Teig,Steven; Schmit,Herman; Redgrave,Jason; Chandra,Vikas, Configurable IC with interconnect circuits that also perform storage operations.
  14. Hutchings,Brad; Schmit,Herman; Teig,Steven, Configurable IC with interconnect circuits that have select lines driven by user signals.
  15. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu, Configurable IC with routing circuits with offset connections.
  16. Teig, Steven; Caldwell, Andrew; Redgrave, Jason, Configurable ICs that conditionally transition through configuration data sets.
  17. R챕blewski,Fr챕d챕ric; Lepape,Olivier, Configurable circuit with configuration data protection features.
  18. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's and systems.
  19. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  20. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  21. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  22. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  23. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  24. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  25. Teig, Steven; Redgrave, Jason; Horel, Timothy, Configurable integrated circuit with error correcting circuitry.
  26. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  27. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  28. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  29. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  30. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  31. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  32. Fox,Brian; Papaliolios,Andreas, Configuration in a configurable system on a chip.
  33. Fox,Brian; Papaliolios,Andreas, Configuration in a configurable system on a chip.
  34. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
  35. Guzman,Mario; Lane,Chris; Lee,Andy L.; Ngo,Ninh, Configuration shift register.
  36. Lawman Gary R., Configuring an FPGA using embedded memory.
  37. Snyder, Warren, Configuring digital functions in a digital configurable macro architecture.
  38. Iadanza Joseph A., Cross-coupled bitline segments for generalized data propagation.
  39. Trimberger Stephen M., DRAM memory cell for programmable logic devices.
  40. McLaury Loren L., Data transfer circuit in a memory device.
  41. Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
  42. Altaf, K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  43. Yee, Gin S.; Trivedi, Pradeep R.; Siegel, Joseph R., Dual edge-triggered flip-flop design with asynchronous programmable reset.
  44. Inoue Kazunari (Hyogo JPX) Fudeyasu Yoshio (Hyogo JPX), Dual port memory effecting transfer of data between a serial register and an arbitrary memory block.
  45. Jiang Ching-Lin (Dallas TX) Williams Clark R. (Plano TX), Dual storage cell memory.
  46. Kant,Shree; Aingaran,Kathirgamar; Lin,Yuan Jung D; Tam,Kenway, Efficient implementation of a read scheme for multi-threaded register file.
  47. Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
  48. Kant,Shree; Tam,Kenway; Kongetira,Poonacha P.; Lin,Yuan Jung D; Liu,Zhen W.; Aingaran,Kathirgamar, Efficient method of data transfer between register files and memories.
  49. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
  50. Trimberger,Stephen M.; Lesea,Austin H.; Curd,Derek R., FPGA configuration memory with built-in error correction mechanism.
  51. James L. Burnham ; Gary R. Lawman ; Joseph D. Linoff, FPGA customizable to accept selected macros.
  52. Iwanczuk Roman ; Young Steven P. ; Schultz David P., FPGA having fast configuration memory data readback.
  53. Carberry, Richard A.; Young, Steven P.; Bauer, Trevor J., FPGA lookup table with speed read decoder.
  54. Pi, Tao; Crotty, Patrick J., FPGA lookup table with transmission gate structure for reliable low-voltage operation.
  55. Kean Thomas A.,GB6 ITX EH88JQ ; Wilkie William A.,GB6 ITX EH106AP, FPGA with parallel and serial user interfaces.
  56. Agrawal,Om P.; Sharpe Geisler,Bradley A., FPGA with register-intensive architecture.
  57. Lambrache,Emil; Froemming,Benjamin F., Fast read port for register file.
  58. Madurawe, Raminda U., Field programmable gate array with convertibility to application specific integrated circuit.
  59. Schlacter,Guy, Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control.
  60. Bhat Narasimha B. (Berkeley CA) Chaudhary Kamal (Berkeley CA), Field programmable logic device with dynamic interconnections to a dynamic logic core.
  61. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
  62. Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
  63. Bhalchandra Ghatate ; Joseph Liemandt ; Andrew Price, Flash configuration cache.
  64. Rees, David Brian, Functionality change by bond optioning decoding.
  65. Gaide, Brian C.; Young, Steven P., Gating logic circuits in a self-timed integrated circuit.
  66. Chirania,Manoj; Kondapalli,Venu M., High performance programmable logic devices utilizing dynamic circuitry.
  67. Bauer, Trevor J., High-speed lookup table circuits and methods for programmable logic devices.
  68. Hutchings,Brad; Schmit,Herman; Teig,Steven, Hybrid configurable circuit for a configurable IC.
  69. Pugh,Daniel J.; Caldwell,Andrew, Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources.
  70. Kohno, Ryuji; Akai, Kenichiro; Sanada, Yukitoshi; Morelos-Zaragoza, Robert; Michael, Lachlan, Integrated circuit, method of circuit configuration and program thereof.
  71. Coppola, Alan J.; Stanley, Joel; Wilton, Steven J. E., Interface scheme for connecting a fixed circuitry block to a programmable logic core.
  72. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr., Intermediate-grain reconfigurable processing device.
  73. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  74. Pedersen, Bruce, Logic circuitry with shared lookup table.
  75. Kazunori Maeda JP, Logical circuit for serializing and outputting a plurality of signal bits simultaneously read from a memory cell array or the like.
  76. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
  77. Chirania,Manoj; Kondapalli,Venu M., Lookup table circuit optionally configurable as two or more smaller lookup tables with independent inputs.
  78. Ma, Lin; Chen, Wenliang, Low leakage current SRAM array.
  79. Lin, Shih-Chin, Low leakage current static random access memory.
  80. Chen,Sho Mo; Ye,Fei; Yang,Feng, Low power memory sub-system architecture.
  81. Furumochi Kazuto,JPX ; Seino Junji,JPX, MOS static RAM with improved soft error resistance; high-level supply voltage drop detection circuit and complementary.
  82. D\Souza Godrey P. (San Jose CA), Memory cell with power supply induced reversed-bias pass transistors for reducing off-leakage current.
  83. Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
  84. Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
  85. Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
  86. McLaury Loren L. (Boise ID), Memory with isolated digit lines.
  87. Redgrave, Jason; Schmit, Herman, Method and apparatus for accessing contents of memory cells.
  88. Redgrave,Jason; Schmit,Herman, Method and apparatus for accessing contents of memory cells.
  89. Redgrave, Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
  90. Redgrave,Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
  91. Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
  92. Patterson,Cameron D., Method and apparatus for dynamically connecting modules in a programmable logic device.
  93. Delon Levi ; Steven A. Guccione, Method and apparatus for evolving configuration bitstreams.
  94. Caldwell, Andrew; Teig, Steven, Method and apparatus for function decomposition.
  95. Trimberger,Stephen M., Method and apparatus for multiple context and high reliability operation of programmable logic devices.
  96. Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
  97. Redgrave, Jason, Method and apparatus for reduced power cell.
  98. Redgrave,Jason, Method and apparatus for reduced power cell.
  99. Doyle Stephen J., Method and apparatus for support of multiple memory types in a single memory socket architecture.
  100. Lee,Andy L., Method and apparatus for supporting variable speed configuration hardware.
  101. Vest, William Bradley, Method and apparatus of programmable interconnect array with configurable multiplexer.
  102. Kulkarni,Chidamber R.; Lawman,Gary R.; Trimberger,Stephen M., Method and apparatus using device defects as an identifier.
  103. Schultz David P. ; Hung Lawrence C. ; Goetting F. Erich, Method and structure for configuring FPGAS.
  104. Erickson Charles R. (Fremont CA) Hung Lawrence Cy-Wei (Los Gatos CA), Method and structure for loading data into several IC devices.
  105. Pitts, Robert L.; Haroun, Baher, Method and system for configuring integrated systems on a chip.
  106. Gould Scott W. (So. Burlington VT), Method and system for enhanced drive in programmmable gate arrays.
  107. Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
  108. Jacobson, Neil G.; Flores Jr., Emigdio M.; Srivastava, Sanjay; Dai, Bin; Mao, Sungnien Jerry, Method for concurrently programming a plurality of in-system-programmable logic devices by grouping devices to achieve minimum configuration time.
  109. Kruse Neils A. (Cary IL), Method for in-circuit programming of a field-programmable gate array configuration memory.
  110. Trimberger Stephen M. (San Jose CA), Method for programming an FPLD using a library-based technology mapping algorithm.
  111. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
  112. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
  113. Stephen M. Trimberger ; Richard A. Carberry ; Robert Anders Johnson ; Jennifer Wong, Method of time multiplexing a programmable logic device.
  114. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
  115. Rao G.R. Mohan, Methods and circuits for single-memory cell multivalue data storage.
  116. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  117. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  118. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  119. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Non-sequentially configurable IC.
  120. Mohan Sundararajarao, On-chip self-modification for PLDs.
  121. Rohe,Andre; Teig,Steven, Operational cycle assignment in a configurable IC.
  122. Rohe,Andre; Teig,Steven; Schmit,Herman; Redgrave,Jason; Caldwell,Andrew, Operational time extension.
  123. Trimberger Stephen M., Optimizing and operating a time multiplexed programmable logic device.
  124. Patel Rakesh H. ; Norman Kevin A., Partially reconfigurable programmable logic device.
  125. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
  126. Iadanza Joseph Andrew ; Keyser ; III Frank Ray, Programmable bit line drive modes for memory arrays.
  127. Chaudhary,Kamal; Costello,Philip D.; Kondapalli,Venu M., Programmable circuit optionally configurable as a lookup table or a wide multiplexer.
  128. Madurawe,Raminda Udaya, Programmable interconnect structures.
  129. Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
  130. New Bernard J., Programmable logic device having a composable memory array overlaying a CLB array.
  131. New Bernard J. ; Carberry Richard A., Programmable logic device having configurable logic blocks with user-accessible input multiplexers.
  132. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  133. Masui, Shoichi; Oura, Michiya; Ninomiya, Tsuzumi; Yokozeki, Wataru; Mukaida, Kenji, Programmable logic device with ferroelectric configuration memories.
  134. Trimberger, Stephen M., Programmable logic device with time-multiplexed interconnect.
  135. Trimberger,Stephen M., Programmable logic device with time-multiplexed interconnect.
  136. Eaton David D. ; Kolze Paige A., Programming architecture for field programmable gate array.
  137. Darling, Roy D.; Shimanek, Schuyler E.; Davies, Jr., Thomas J., Programming on-the-fly (OTF).
  138. Chu Michael Hsiao-Ming (Fremont CA) Patel Rakesh H. (Cupertino CA), Programming programmable transistor devices using state machines.
  139. New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
  140. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Reading configuration data from internal storage node of configuration storage circuit.
  141. Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different looperness.
  142. Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  143. Kress, Rainer; Buchenrieder, Klaus, Reconfigurable gate array.
  144. Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
  145. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration.
  146. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration--sub-frame access for reconfiguration.
  147. Silla, Mark Allen; Piejko, Arthur R; Brauer, Michael Louis; Williams, III, Gerard Richard, Reducing leakage current in a memory device.
  148. Sasaki Takayoshi (Tokyo JPX) Miura Katsumi (Tokyo JPX), Register circuit for copying contents of one register into another register.
  149. Guccione, Steven A.; Sundararajan, Prasanna; McMillan, Scott P., Run-time reconfigurable testing of programmable logic devices.
  150. Eric R. Keller ; Steven A. Guccione ; Delon Levi, Run-time routing for programmable logic devices.
  151. Hutchings, Brad; Redgrave, Jason; Khubchandani, Teju; Schmit, Herman; Teig, Steven, Runtime loading of configuration data in a configurable IC.
  152. Hutchings, Brad; Redgrave, Jason; Khubehandani, Teju; Schmit, Herman; Teig, Steven, Runtime loading of configuration data in a configurable IC.
  153. Khellah, Muhammad; De, Vivek; Somasekhar, Dinesh; Ye, Yibin, SRAM array with dynamic voltage for reducing active leakage power.
  154. Deng, Xiaowei; Houston, Theodore W., SRAM device and a method of powering-down the same.
  155. Wrona, John C.; Wilson, Reed S., School observation and supervisory system.
  156. Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
  157. Maeda,Noriaki; Shinozaki,Yoshihiro; Yamaoka,Masanao; Shimazaki,Yasuhisa; Isoda,Masanori; Nii,Koji, Semiconductor integrated circuit device.
  158. Nakamura Kazuyuki (Tokyo JPX), Semiconductor integrated circuit device having step-down circuit associated with component circuits arranged in low-powe.
  159. Takemura, Takashi, Semiconductor memory device operating in low power supply voltage and low power consumption.
  160. Ahn, Jin-Hong; Hong, Sang-Hoon; Kim, Se-Jun; Ko, Jae-Bum, Semiconductor memory device with reduced data access time.
  161. Iwaki Hiroaki,JPX ; Kumagai Kouichi,JPX, Semiconductor memory device with several access enabled using single port memory cell.
  162. Joshi, Rajiv V., Storage array such as a SRAM with reduced power requirements.
  163. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  164. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  165. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  166. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  167. Redgrave,Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  168. Sasakura,Takahiro, Storage system comprising logical circuit configured in accordance with information in memory on PLD.
  169. Chen Nang-Ping ; Ko Robert J. ; Li Jeong-Tyng ; Huang Thomas B. ; Wang Ming-Yang, Structure and method for providing reconfigurable emulation circuit.
  170. Zhou,Shi dong, Structures and methods of implementing a pass gate multiplexer with pseudo-differential input signals.
  171. Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  172. Iadanza Joseph Andrew (Hinesburg VT), System and method for dynamically reconfiguring a programmable gate array.
  173. Gould Scott Whitney (Burlington VT), System for enhanced drive in programmable gate arrays.
  174. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  175. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
  176. Tan Charles M. C., Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA.
  177. Schmit,Herman; Teig,Steven, VPA logic circuits.

이 특허를 인용한 특허 (1)

  1. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트