Dynamically selecting master clock to manage non-linear simulation clocks
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/50
H04J-003/06
G06F-001/12
G06F-001/10
H04N-021/242
출원번호
US-0896506
(2010-10-01)
등록번호
US-8909509
(2014-12-09)
발명자
/ 주소
Maturana, Francisco P.
Hall, Kenwood H.
출원인 / 주소
Rockwell Automation Technologies, Inc.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
2인용 특허 :
17
초록▼
Systems and methods that efficiently simulate controlled systems are presented. A simulation management component (SMC) controls simulation of a controlled system by controlling a desired number of nodes, each comprising a controller (e.g., soft controller) and a simulated component or process, whic
Systems and methods that efficiently simulate controlled systems are presented. A simulation management component (SMC) controls simulation of a controlled system by controlling a desired number of nodes, each comprising a controller (e.g., soft controller) and a simulated component or process, which are part of the controlled system. The simulation can be performed in a step-wise manner, wherein the simulation can comprise a desired number of steps of respectively desired lengths of time. For each step, the SMC dynamically selects a desired clock (e.g., currently identified slowest clock) as a master clock for the next step. The SMC predicts a length of time of the next step to facilitate setting a desired length of time for the next step based in part on the predicted length of time. As part of each step, components can synchronously exchange data via intra-node or inter-node connections to facilitate simulation.
대표청구항▼
1. A system that facilitates simulation of a controlled system, comprising: a processor, coupled to a memory, that facilitates execution of computer-executable components, comprising: a plurality of clocks comprising at least a first clock and a second clock, wherein the first clock is configured to
1. A system that facilitates simulation of a controlled system, comprising: a processor, coupled to a memory, that facilitates execution of computer-executable components, comprising: a plurality of clocks comprising at least a first clock and a second clock, wherein the first clock is configured to be associated with a controller and the second clock is configured to be associated with a simulation component to facilitate the simulation of the controlled system, wherein the simulation of the controlled system comprises a set of acts;a simulation management component configured to determine a clock of the plurality of clocks that is a slowest clock over a last act of the set of acts of the simulation of the controlled system and select the clock to be a master clock for a next act of the set of acts of the simulation of the controlled system based at least in part on a speed of the clock being slowest relative to respective speeds of other clocks of the plurality of clocks during the last act and a defined simulation criterion, wherein the clock is one of the first clock or the second clock; andat least one coordinator agent configured to detect the slowest clock associated with a component in a node during the last act and generate a relocation clock exception message that is sent to at least one federated agent to facilitate the selection of the clock to be the master clock for the next act, wherein the component is one of the controller or the simulation component. 2. The system of claim 1, wherein the simulation management component is further configured to receive respective time-related information for the last act from respective nodes associated with respective clocks of the plurality of clocks to facilitate determination of which clock of the plurality of clocks is the slowest clock over the last act of the set of acts based at least in part on the respective time-related information. 3. The system of claim 1, wherein the at least one federated agent is configured to propagate the relocation clock exception message to at least one other federated agent. 4. The system of claim 1, wherein the at least one coordinator agent is further configured to determine a length of time of the next act of the simulation of the controlled system and a length of time delay for at least one other component in the node for the next act, wherein the at least one other component is associated with another clock that is operating at a faster speed relative to the slowest clock. 5. The system of claim 4, wherein the at least one coordinator agent is configured to employ an adaptive predictor configured to predict the length of time of the next act to facilitate the determination of the length of time of the next act, based at least in part on historical information relating to the controller or previous lengths of time of acts associated with the simulation of the controlled system. 6. The system of claim 5, wherein the adaptive predictor comprises at least one of a Kalman filter, a filter employing fuzzy logic, a LaGrange interpolation filter, a kernel adaptive filter, a least-means-squares filter, or a recursive-least-squares filter. 7. The system of claim 1, wherein the at least one coordinator agent is configured to update an apparent clock of the node based at least in part on the master clock for the next act. 8. The system of claim 1, wherein the at least one coordinator agent is configured to facilitate synchronized communication of data between the component and at least one other component to facilitate the simulation of the controlled system. 9. The system of claim 8, wherein the data comprising a plurality of data packets are arranged in a consumer queue in a specified order, based at least in part on respective times associated with respective data packets of the plurality of data packets, to facilitate synchronized exchange and use of the data. 10. The system of claim 3, wherein, in response to the relocation clock exception message, the at least one federated agent and the at least one other federated agent are configured to interact with each other to stall operation of the node and at least one other node, respectively, wherein the at least one other node is associated with the at least one other federated agent; relocate the master lock to the slowest clock; adjust respective precision-time-protocol offsets associated with respective components of the node and the at least one other node; and generate and send a continue signal to the node and the at least one other node to facilitate continuation of the simulation of the controlled system. 11. The system of claim 1, wherein the computer-executable components further comprise: at least one shared memory registry comprising a multi-section data block configured to convey process and block data, wherein the at least one coordinator agent is further configured to use the at least one shared memory registry to establish connections between the component and at least one other component. 12. A method that facilitates simulating a controlled system, comprising: identifying, by a system comprising a processor, a clock of a plurality of clocks associated with the simulating of the controlled system that is a slowest clock for a last time period of execution of a portion of the simulating of the controlled system of a set of portions of the simulating of the controlled system based at least in part on a speed of the clock being determined to be slowest relative to respective speeds of other clocks of the plurality of clocks during the last time period;in response to identifying the clock as being the slowest clock for the last time period, generating, by the system, a clock relocation message that is communicated from a coordinator agent to another agent to facilitate selecting the clock to be a master clock for a next time period of execution of a next portion of the simulating of the controlled system of the set of portions; andselecting, by the system, the clock to be the master clock for the next time period of the execution of the next portion of the simulating of the controlled system of the set of portions. 13. The method of claim 12, further comprising: associating, by the system, respective times with respective pieces of data of a plurality of pieces of data to facilitate a synchronous exchange of data;communicating, by the system, at least two pieces of data of the plurality of pieces of data;re-arranging, by the system, the at least two pieces of data based at least in part on the respective times of the at least two pieces of data; andutilizing, by the system, the at least two pieces of data in accordance with a time-based order of the at least two pieces of data. 14. The method of claim 12, further comprising: predicting, by the system, a length of the next time period based at least in part on historical information associated with a controller employed to facilitate the simulating of the controlled system;setting, by the system, the length of the next time period as a function of the predicted length of the next time period; andexecuting, by the system, the simulating of the controlled system for the next time period. 15. The method of claim 12, further comprising: selecting, by the system, an initial master clock based at least in part on a defined simulation criterion;executing, by the system, a first portion of the simulating of the controlled system of the set of portions over a first time period; andsynchronously exchanging, by the system, data between various components associated with the simulating of the controlled system. 16. The method of claim 15, further comprising: identifying, by the system, the slowest clock for the first time period;determining, by the system, whether the slowest clock identified for the first time period is the master clock for the first time period; andswitching, by the system, the master clock from a different clock to the slowest clock identified for the first time period in response to determining the slowest clock is not the master clock for the first time period. 17. The method of claim 12, further comprising: receiving, by the system, registration data from at least one controller and at least one simulation device;generating, by the system, a tag mapping to associate the at least one controller and the at least one simulation device. 18. A system that facilitates simulation of a controlled system, comprising: means for determining a clock of a plurality of clocks associated with the simulation of the controlled system is a slowest clock for a last time interval of execution of a portion of the simulation of a set of portions of the simulation of the controlled system based at least in part on a speed of the clock being determined to be slowest relative to respective speeds of other clocks of the plurality of clocks during the last time interval;means for generating a clock relocation message to be sent from a coordinator agent to another agent to facilitate selecting the clock to be a master clock for a next time interval of the execution of a next portion of the simulation of the set of portions of the simulation, in response to determining the clock to be the slowest clock for the last time interval; andmeans for selecting the clock to be the master clock for the next time interval of the execution of the next portion of the simulation of the set of portions of the simulation in response to the determining the clock to be the slowest clock for the last time interval. 19. The system of claim 18, further comprises: means for synchronously exchanging data between a first node and at least one other node. 20. The system of claim 18, further comprises: means for predicting a length of time for the next time interval based at least in part on historical information relating to the simulation of the controlled system.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (17)
Williams Ian Michael, Apparatus and method for dynamic central processing unit clock adjustment.
Nomura, Kiyoshi; Fukami, Tadashi; Goto, Masaru; Koizumi, Takayoshi, Clock supply circuit for supplying a processing clock signal used for processing an input signal having a predetermined frequency.
Allan David W. (Boulder CO) Levine Judah (Boulder CO) Davis Dicky D. (Boulder CO) Weiss Marc A. (Boulder CO), Device and method for providing accurate time and/or frequency.
Ban,Oliver Keren, Method and apparatus for modeling multiple concurrently dispatched instruction streams in super scalar CPU with a sequential language.
Overhouse Leonard E. (Los Gatos CA) Lenoski Daniel E. (Cupertino CA), Synchronous processor unit with interconnected, separately clocked processor sections which are automatically synchroniz.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.