Conductive routings in integrated circuits using under bump metallization
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/48
H01L-023/522
H01L-023/482
H01L-023/00
H01L-023/532
출원번호
US-0194414
(2014-02-28)
등록번호
US-8933520
(2015-01-13)
발명자
/ 주소
Jergovic, Ilija
Lacap, Efren M.
출원인 / 주소
Volterra Semiconductor LLC
대리인 / 주소
Lathrop & Gage LLP
인용정보
피인용 횟수 :
0인용 특허 :
168
초록▼
An integrated circuit structure includes a first conductive layer and an under bump metallization layer over the first conductive layer. The first conductive layer has a first conductive region and a second conductive region electrically isolated from the first conductive region. The under bump meta
An integrated circuit structure includes a first conductive layer and an under bump metallization layer over the first conductive layer. The first conductive layer has a first conductive region and a second conductive region electrically isolated from the first conductive region. The under bump metallization layer has a first conductive area and a second conductive area electrically isolated from the first conductive area, the first conductive area substantially located over the first conductive region and the second conductive area substantially located over the second conductive region. At least one of the first conductive area or the first conductive region includes a first protrusion extending toward the second conductive area or second conductive region, respectively. Conductive vias connect the first conductive region to the second conductive area and connect the second conductive region to the first conductive area, and the vias include at least one via connected to the first protrusion.
대표청구항▼
1. An integrated circuit structure comprising: a first conductive layer disposed on a substrate and providing first electrodes and second electrodes for a distributed transistor in the substrate, wherein the first electrodes and the second electrodes are disposed on the substrate in a pattern of alt
1. An integrated circuit structure comprising: a first conductive layer disposed on a substrate and providing first electrodes and second electrodes for a distributed transistor in the substrate, wherein the first electrodes and the second electrodes are disposed on the substrate in a pattern of alternating rows;a second conductive layer over the first conductive layer, the second conductive layer having a first conductive portion and a second conductive portion electrically isolated from the first conductive portion, wherein the first conductive portion overlies a first plurality of the first electrodes and a first plurality of the second electrodes and the second conductive portion overlies a second plurality of the first electrodes and a second plurality of the second electrodes;a third conductive layer over the second conductive layer, the third conductive layer having a first conductive region and a second conductive region electrically isolated from the first conductive region, the first conductive region substantially located over the first conductive portion and the second conductive region substantially located over the second conductive portion;first conductive vias connecting the first conductive region to the first plurality of the first electrodes through apertures in the first conductive portion and connecting the second conductive region to the second plurality of the second electrodes through apertures in the second conductive portion, the first conductive vias disposed with a first density per unit length along the rows;second conductive vias connecting the first conductive portion to the second plurality of the first electrodes and connecting the second conductive portion to the first plurality of second electrodes, the second conductive vias disposed with a second density per unit length along the rows that is greater than the first density; anda fourth conductive layer over the third conductive layer, the fourth conductive layer having a first conductive area and a second conductive area electrically isolated from the first conductive area, the first conductive area substantially located over the first conductive region and the second conductive area substantially located over the second conductive region. 2. The integrated circuit structure of claim 1, wherein the first conductive region includes a first protrusion extending toward the second conductive region and over the second conductive portion, and the second conductive region includes a second protrusion extending toward the first conductive region and over the first conductive portion. 3. The integrated circuit structure of claim 2, wherein the first conductive region and the second conductive region comprise interdigited protrusions, the interdigited protrusions including the first protrusion and the second protrusion. 4. The integrated circuit structure of claim 2, wherein the first conductive portion and the second conductive portion lack interdigited protrusions. 5. The integrated circuit structure of claim 1, wherein the fourth conductive layer comprises an under-bump metallization layer. 6. The integrated circuit structure of claim 1, comprising third conductive vias connecting the first conductive area to the first conductive portion through apertures in the first conductive region and connecting the second conductive area to the second conductive portion through apertures in the second conductive region. 7. The integrated circuit structure of claim 6, comprising fourth conductive vias connecting the first conductive area to the second conductive region and connecting the second conductive area to the first conductive region. 8. The integrated circuit structure of claim 7, wherein the first conductive area or the first conductive region includes a protrusion extending toward the second conductive area or second conductive region, respectively, and the fourth conductive vias are in the protrusion. 9. The integrated circuit structure of claim 7, comprising an outermost passivation layer, and wherein the first conductive vias and the second conductive vias extend through the outermost passivation layer. 10. An integrated circuit structure comprising: a first conductive layer disposed on a substrate and providing first electrodes and second electrodes for a distributed transistor in the substrate;a second conductive layer over the first conductive layer, the second conductive layer having first conductive portions and second conductive portions electrically isolated from the first conductive portions, the first conductive portions and the second conductive portions arranged in an alternating pattern;a third conductive layer over the second conductive layer, the third conductive layer having a first conductive region and a second conductive region electrically isolated from the first conductive region, the first conductive region located over a first plurality of the first conductive portions and a first plurality of the second conductive portions, and the second conductive region located over a second plurality of the first conductive portions and a second plurality of the second conductive portions;first conductive vias connecting the first conductive region to the first electrodes through apertures in the first plurality of first conductive portions and connecting the second conductive region to the second electrodes through apertures in the second plurality of second conductive portions;second conductive vias connecting the second plurality of first conductive portions to the first electrodes and connecting the first plurality of second conductive portions to the second electrodes; anda fourth conductive layer over the third conductive layer, the fourth conductive layer having a first conductive area and a second conductive area electrically isolated from the first conductive area, the first conductive area substantially located over the first conductive region and the second conductive area substantially located over the second conductive region. 11. The integrated circuit structure of claim 10, wherein the first conductive region includes a first protrusion extending toward the second conductive region and over the second conductive portion, and the second conductive region includes a second protrusion extending toward the first conductive region and over the first conductive portion. 12. The integrated circuit structure of claim 11, wherein the first conductive region and the second conductive region comprise interdigited protrusions, the interdigited protrusions including the first protrusion and the second protrusion. 13. The integrated circuit structure of claim 11, wherein the first conductive portion and the second conductive portion lack interdigited protrusions. 14. The integrated circuit structure of claim 10, wherein each first conductive portion overlies a plurality of the second electrodes, and each second conductive portion overlies a plurality of the first electrodes. 15. The integrated circuit structure of claim 14, wherein each first conductive portion overlies exactly one of the first electrodes and each second conductive portion overlies exactly one of the second electrodes. 16. The integrated circuit structure of claim 10, wherein the first conductive portions and the second conductive portions are arranged in a checkerboard pattern.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (168)
Fujisawa Yukio (Hyogo JPX) Takinoue Isao (Hyogo JPX), All digital switching regulator for use in power supplies, battery chargers, and DC motor control circuits.
Salman Akram ; Alan G. Wood ; Warren M. Farnworth, Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer.
Boros Victor B. (New York NY) Giacopelli James N. (Maspeth NY) Papathomas Thomas V. (Chatham NJ), Average current controlled switching regulator utilizing digital control techniques.
Henze Christopher P. (Eagan MN) Mohan Ned (Minneapolis MN) Hayes John G. (Camarillo CA), Constant frequency resonant power converter with zero voltage switching.
Wilcox Milton E. (Saratoga CA) Flatness Randy G. (Los Gatos CA), Control circuit and method for maintaining high efficiency over broad current ranges in a switching regulator circuit.
Wilcox, Milton E.; Flatness, Randy G., Control circuit and method for maintaining high efficiency over broad current ranges in a switching regulator circuit.
Fiez Terri S. (Pullman WA) Cooley Gregory M. (Dallas TX) Buchanan Bryan (Gig Harbor WA), DC-to-DC switching power supply utilizing a delta-sigma converter in a closed loop controller.
Herandez Jorge M. (1920 E. Jarvis Mesa AZ 85202) Simpson Scott S. (Senexet Rd. Woodstock CT 06281) Hyslop Michael S. (4147 W. Victoria La. Chandler AZ 85226), Device for interconnecting integrated circuit packages to circuit boards.
Efland Taylor R. (Richardson TX) Malhi Satwinder (Garland TX) Smayling Michael C. (Missouri City TX) Devore Joseph A. (Dallas TX) Teggatz Ross E. (Dallas TX) Morton Alec J. (Plano TX), Device having current ballasting and busing over active area using a multi-level conductor process.
Boros Victor B. (New York NY) Thau Frederick E. (Teaneck NJ), Digital arrangement for determining average current of a circuit by monitoring a voltage.
Bruckner Ronald L. (Longwood FL) Khamare Ishwar S. (Fern Park FL) Voyer Joseph L. (Longwood FL) Hamilton Rodney V. (Orlando FL) Gheorghiu Paul (Orlando FL), Digital controller.
Shih Yi-Chi (Torrance CA) Wang David C. (Rancho Palos Verdes CA) Le Huy M. (Monterey Park CA) Hwang Vincent (Long Beach CA) Chi Tom Y. (San Gabriel CA), Distributed cell monolithic mircowave integrated circuit (MMIC) field-effect transistor (FET) amplifier.
Dranchak David William ; Kelleher Robert Joseph ; Pagnani David Peter ; Zippetelli Patrick Robert, Dual substrate package assembly coupled to a conducting member.
Efland Taylor R. (Richardson TX) Cotton Dave (Plano TX) Skelton Dale J. (Plano TX), ESD protection structure using LDMOS diodes with thick copper interconnect.
Nye ; III Henry A. (Bedford NY) Roeder Jeffrey F. (Brookfield CT) Tong Ho-Ming (Yorktown Heights NY) Totta Paul A. (Poughkeepsie NY), Electroplated solder terminal.
Bird Philip H. (Sidcup GB2) Coe David J. (East Grinstead GB3) Paxman David H. (Redhill GB2) Korteling Aart G. (Waalre NLX), High voltage semiconductor with integrated low voltage circuitry.
Fogg John K. (Durham NC) Utter Wayne (Endicott NY) Dohanich George (Endicott NY), Low voltage DC-to-DC power converter integrated circuit and related methods.
Hideshima Makoto (Tokyo JPX) Tsunoda Tetsujiro (Fujisawa JPX) Kojima Shinjiro (Chigasaki JPX) Ando Masaru (Kamakura JPX), Metal bump type semiconductor device and method for manufacturing the same.
Laplace ; Jr. Carl J. (Covington LA) Williams Conrad F. (New Orleans LA), Method and apparatus for monitoring instantaneous electrical parameters of a power distribution system.
Efland Taylor R. ; Malhi Satwinder ; Smayling Michael C. ; Devore Joseph A. ; Teggatz Ross E. ; Morton Alec J., Method for current ballasting and busing over active device area using a multi-level conductor process.
Kweon Young Do,KRX ; Kim Kwang Soo,KRX, Method for simultaneously manufacturing chip-scale package using lead frame strip with a plurality of lead frames.
Wenzel James F. ; DeHaven Robert K. ; Marietta Bryan D. ; Johnston James P., Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces.
Eden, Richard C.; Smetana, Bruce A., POWER SEMICONDUCTOR SWITCHING DEVICES, POWER CONVERTERS, INTEGRATED CIRCUIT ASSEMBLIES, INTEGRATED CIRCUITRY, POWER CURRENT SWITCHING METHODS, METHODS OF FORMING A POWER SEMICONDUCTOR SWITCHING DEVIC.
Eden, Richard C.; Smetana, Bruce A., POWER SEMICONDUCTOR SWITCHING DEVICES, POWER CONVERTERS, INTEGRATED CIRCUIT ASSEMBLIES, INTEGRATED CIRCUITRY, POWER CURRENT SWITCHING METHODS, METHODS OF FORMING A POWER SEMICONDUCTOR SWITCHING DEVIC.
Kosiak Walter K. (Kokomo IN) Schnabel Douglas R. (Kokomo IN) Mann Jonathan D. (Kokomo IN) Parrish Jack D. (Kokomo IN) Rowlands ; III Paul R. (Kokomo IN), Process for forming high and low voltage CMOS transistors on a single integrated circuit chip.
Kosiak Walter K. (Kokomo IN) Schnabel Douglas R. (Kokomo IN) Mann Jonathan D. (Kokomo IN) Parrish Jack D. (Kokomo IN) Rowlands ; III Paul R. (Kokomo IN), Process for forming vertical bipolar transistors and high voltage CMOS in a single integrated circuit chip.
Kohno Fumihiro,JPX, Semiconductor memory device, method of laying out semiconductor memory device, method of driving semiconductor pattern of semiconductor device.
Leas James M. (South Burlington VT) Koss Robert W. (Burlington VT) Walker George F. (New York NY) Perry Charles H. (Poughkeepsie NY) Van Horn Jody J. (Underhill VT), Semiconductor wafer test and burn-in.
Dustin Wood ; Seng Hooi Ong ML; Edward A. Burton, Stitched plane structure and process for package power delivery and dual referenced stripline I/O performance.
Duffy, Thomas P.; Goodfellow, Ryan; Trivedi, Malay; Mori, Kevin; Tang, Benjamim, System, device and method for providing voltage regulation to a microelectronic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.