Guided path for forming a conductive filament in RRAM
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/20
H01L-021/4763
H01L-045/00
출원번호
US-0462653
(2012-05-02)
등록번호
US-8946046
(2015-02-03)
발명자
/ 주소
Jo, Sung Hyun
출원인 / 주소
Crossbar, Inc.
대리인 / 주소
Ogawa P.C.
인용정보
피인용 횟수 :
1인용 특허 :
125
초록▼
A method of forming a non-volatile memory device, includes forming a first electrode above a substrate, forming a dielectric layer overlying the first electrode, forming an opening structure in a portion of the dielectric layer to expose a surface of the first electrode having an aspect ratio, formi
A method of forming a non-volatile memory device, includes forming a first electrode above a substrate, forming a dielectric layer overlying the first electrode, forming an opening structure in a portion of the dielectric layer to expose a surface of the first electrode having an aspect ratio, forming a resistive switching material overlying the dielectric layer and filling at least a portion of the opening structure using a deposition process, the resistive switching material having a surface region characterized by a planar region and an indent structure, the indent structure overlying the first electrode, maintaining a first thickness of resistive switching material between the planar region and the first electrode, maintaining a second thickness of resistive switching material between the indent structure and the first electrode, wherein the first thickness is larger than the second thickness, and forming a second electrode overlying the resistive switching material including the indent structure.
대표청구항▼
1. A method of forming a resistive switching device for a non-volatile memory device, comprising: providing a substrate having a surface region;forming a first dielectric material overlying the surface region of the substrate;forming a first electrode structure in a portion of the first dielectric m
1. A method of forming a resistive switching device for a non-volatile memory device, comprising: providing a substrate having a surface region;forming a first dielectric material overlying the surface region of the substrate;forming a first electrode structure in a portion of the first dielectric material;forming a second dielectric material overlying the first electrode;forming an opening structure in a portion of the second dielectric material to expose a surface region of the first electrode structure, the opening structure being characterized by an aspect ratio, wherein the opening structure is associated with a first vertical surface and a second vertical surface;forming a resistive switching material overlying the second dielectric material and filling at least a portion of the opening structure using a deposition process, the resistive switching material having a surface region characterized by a planar region and an indent structure, the indent structure overlying the first electrode structure, and wherein the indent structure is associated with a grain boundary between a first portion of the resistive switching material associated with the first vertical surface abutting a second portion of the resistive switching material associated with the second vertical surface, wherein the grain boundary provides a preferred path for a metallic filament;maintaining a first thickness of resistive switching material between the planar region and the first electrode structure;maintaining a second thickness of resistive switching material between the indent structure and the first electrode structure, wherein the first thickness is larger than the second thickness; andforming a second electrode structure overlying the resistive switching material including the indent structure, comprising an active metal material filling in at least the indent structure and at least partially filling the opening structure, wherein the active metal material is adapted to form the metallic filament in the resistive switching material. 2. The method of claim 1 wherein the deposition process conformally forms the resistive switching material overlying the opening structure having the aspect ratio to cause the formation of the indent structure. 3. The method of claim 1 wherein the indent structure is characterized by a tapered structure, wherein the tapered region is directed towards the first electrode in the first opening structure and wherein the indent structure is characterized by a width within the range of about 2 nanometers to about 5 nanometers. 4. The method of claim 1 wherein the second electrode structure a portion being coupled to control circuits. 5. The method of claim 4 wherein the active metal material is selected from a group consisting of: silver, gold, palladium, platinum, copper, aluminum, nickel, and zinc. 6. The method of claim 1 wherein the resistive switching material comprises an amorphous silicon material having an intrinsic semiconductor characteristic not intentionally doped during deposition or after deposition. 7. The method of claim 1 wherein the active metal material forms an active metal region within at least a portion of the grain boundary of the resistive switching material upon application of a first electric field. 8. The method of claim 7 wherein the first electric field is enhanced in a vicinity of the indent structure to facilitate the formation of the active metal region within at least a portion of the grain boundary in the resistive switching material. 9. The method of claim 7 wherein the active metal region in the resistive switching material further comprises a filament structure extending towards the first electrode structure; and wherein the filament structure is characterized by a length and a distance between the filament structure and the first electrode. 10. The method of claim 1 wherein the resistive switching material is characterized by a variable resistance depending on a polarity and magnitude of the electric field applied. 11. The method of claim 1 wherein the first electrode structure comprises a p-type doped semiconductor material. 12. A resistive switching device formed according to a method comprising: providing a substrate having a surface region;forming a first dielectric material overlying the surface region of the substrate;forming a first electrode in a portion of the first dielectric material;forming a second dielectric material overlying the first electrode;forming an opening structure in a portion of the second dielectric material to expose a surface region of the first electrode structure, the opening structure being characterized by an aspect ratio, a first sidewall, and a second sidewall;forming a resistive switching material overlying the second dielectric material and filling at least a portion of the opening structure using a deposition process, the resistive switching material having a surface region characterized by a planar region and an indent structure, the indent structure overlying the first electrode structure, and wherein the indent structure is associated with a grain boundary between a first portion of the resistive switching material associated with the first sidewall abutting a second portion of the resistive switching material associated with the second sidewall, wherein the grain boundary provides a preferred path for a metallic filament;maintaining a first thickness of resistive switching material between the planar region and the first electrode structure;maintaining a second thickness of resistive switching material between the indent structure and the first electrode structure, wherein the first thickness is larger than the second thickness; andforming a second electrode structure overlying the resistive switching material including the indent structure, wherein the second electrode structure comprises a plurality of metal atoms are adapted to form the metallic filament in the grain boundary. 13. The resistive switching device of claim 12 wherein the indent structure is characterized by a tapered structure, wherein the tapered region is directed towards the first electrode in the first opening structure and wherein the indent structure is characterized by a width within the range of about 2 nanometers to about 5 nanometers. 14. The resistive switching device of claim 12 wherein the second electrode structure comprises an active metal material selected from a group consisting of: silver, gold, palladium, platinum, copper, aluminum, nickel, and zinc. 15. The resistive switching device of claim 14wherein the resistive switching material comprises a plurality of defects; andwherein metal atoms from the active metal material are disposed in defects from the plurality of defects in the resistive switching material. 16. The resistive switching device of claim 14 wherein the metal atoms form a conductive filament within the resistive switching material. 17. The resistive switching device of claim 12 wherein the resistive switching material comprises an amorphous silicon material having an intrinsic semiconductor characteristic not intentionally doped during fabrication. 18. The resistive switching device of claim 12 wherein the first electrode comprises a p-type doped semiconductor material. 19. The resistive switching device of claim 12 further comprising: forming a barrier layer in contact with and on top of the resistive switching material including the indent structure. 20. The resistive switching device of claim 19wherein the barrier layer has a material thickness within a range of about 20 angstroms to about 50 angstroms; andwherein forming the second electrode structure comprises forming the second electrode structure in contact with and on top of the barrier layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (125)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.