Backplane reinforcement and interconnects for solar cells
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-031/00
H01L-031/05
H01L-031/0224
출원번호
US-0204626
(2011-08-05)
등록번호
US-8946547
(2015-02-03)
발명자
/ 주소
Moslehi, Mehrdad M.
Wang, David Xuan-Qi
Kramer, Karl-Josef
Seutter, Sean M.
Tor, Sam Tone
Calcaterra, Anthony
출원인 / 주소
Solexel, Inc.
인용정보
피인용 횟수 :
3인용 특허 :
94
초록▼
Fabrication methods and structures relating to backplanes for back contact solar cells that provide for solar cell substrate reinforcement and electrical interconnects are described. The method comprises depositing an interdigitated pattern of base electrodes and emitter electrodes on a backside sur
Fabrication methods and structures relating to backplanes for back contact solar cells that provide for solar cell substrate reinforcement and electrical interconnects are described. The method comprises depositing an interdigitated pattern of base electrodes and emitter electrodes on a backside surface of a semiconductor substrate, forming electrically conductive emitter plugs and base plugs on the interdigitated pattern, and attaching a backplane having a second interdigitated pattern of base electrodes and emitter electrodes at the conductive emitter and base plugs to form electrical interconnects.
대표청구항▼
1. A back contact crystalline semiconductor solar cell, comprising: a crystalline semiconductor substrate, said substrate comprising a light capturing frontside surface and a backside surface forming emitter and base contact regions;a first electrically conductive interconnect layer having an interd
1. A back contact crystalline semiconductor solar cell, comprising: a crystalline semiconductor substrate, said substrate comprising a light capturing frontside surface and a backside surface forming emitter and base contact regions;a first electrically conductive interconnect layer having an interdigitated pattern of emitter electrodes and base electrodes on said backside surface of said crystalline substrate, said first electrically conductive interconnect layer having a thickness less than approximately 10 microns;electrically conductive emitter plugs and base plugs forming electrical connections to said emitter and base electrodes; anda backplane attached to said backside surface of said crystalline substrate by said electrically conductive plugs and providing permanent crystalline substrate reinforcement and high-conductivity solar cell interconnects, said backplane comprising: a second electrically conductive interconnect layer providing high-conductivity cell interconnects connected to said first electrically conductive interconnect layer by said electrically conductive emitter and base plugs, said second electrically conductive interconnect layer having an interdigitated pattern of emitter electrodes and base electrodes and a metallic layer thickness in the range of approximately 25 to 250 microns; anda backplane plate attached to said second electrically conductive interconnect layer. 2. The back contact solar cell of claim 1, further comprising a dielectric adhesive layer covering said first electrically conductive interconnect layer and exposing said electrically conductive emitter plugs and base plugs. 3. The back contact solar cell of claim 1, wherein said crystalline semiconductor substrate has a thickness less than 100 microns. 4. The back contact solar cell of claim 1, wherein said first electrically conductive interconnect layer has an interdigitated pattern with busbars and emitter electrodes and base electrodes. 5. The back contact solar cell of claim 1, wherein said second electrically conductive interconnect layer has an interdigitated pattern with busbars and emitter electrodes and base electrodes. 6. The back contact solar cell of claim 1, wherein said second electrically conductive interconnect layer has extended ends for forming wrap-around backside metal interconnects on said solar cell. 7. The back contact solar cell of claim 1, wherein said second electrically conductive interconnect layer aligns substantially parallel to said first electrically conductive interconnect layer. 8. The back contact solar cell of claim 1, wherein said second electrically conductive interconnect layer aligns substantially orthogonal to said first electrically conductive interconnect layer. 9. The back contact solar cell of claim 1, wherein said emitter electrodes and base electrodes of said second electrically conductive interconnect layer have deformed regions. 10. The back contact solar cell of claim 1, wherein said backside plate is an electrically insulating encapsulant layer. 11. The back contact solar cell of claim 1, wherein said second electrically conductive interconnect layer is aluminum foil. 12. A method for forming a back contact solar cell, comprising: depositing a first layer of electrically conductive metal having an interdigitated pattern of base electrodes and emitter electrodes on a backside surface of a semiconductor substrate, said first layer of electrically conductive metal having a thickness approximately less than 10 microns;forming electrically conductive emitter plugs and base plugs on said first layer of electrically conductive metal, said emitter plugs and base plugs providing electrically conductive emitter contacts and base contacts for connections to a backplane;laminating said backplane to said first layer of electrically conductive metal and enabling backplane-to-cell electrical connections of said conductive emitter plugs and base plugs, said backplane comprising a second layer of electrically conductive metal having an interdigitated pattern of base electrodes and emitter electrodes and connected to said first layer of electrically conductive metal by said conductive emitter plugs and base plugs thereby, forming an electrical interconnect, said second layer of electrically conductive metal having a thickness in the range of approximately 25 to 250 microns, and a backplane plate attached to said second layer of electrically conductive metal. 13. The method of claim 12, further comprising the steps of forming through holes exposing said emitter and base metal contacts on said backplane plate; andat least partially filling said through holes with electrically conductive material for solar cell interconnections. 14. The method of claim 12, further comprising steps for forming said backplane: forming said second layer of electrically conductive metal having a thickness in the range of 25 to 250 microns on a backplane plate; andpatterning said second layer of electrically conductive metal in an interdigitated pattern of base electrodes and emitter electrodes. 15. The method of claim 14, wherein said step of patterning said second layer of electrically conductive metal in an interdigitated pattern of base electrodes and emitter electrodes uses a metal foil slitting apparatus. 16. The method of claim 14, wherein said step of patterning said second layer of electrically conductive metal in an interdigitated pattern of base electrodes and emitter electrodes uses a metal ribbon laminating apparatus. 17. The method of claim 14, further comprising the step of forming locally and vertically deformed regions on said second layer of interdigitated pattern of base electrodes and emitter electrodes, said deformed regions aligned to electrically conductive emitter contacts and base contacts. 18. A method for forming a back contact solar cell, comprising: forming a porous silicon seed and release layer with at least two different porosities on the surface of a crystalline silicon template;depositing an epitaxial silicon layer on said porous silicon seed and release layer, said epitaxial silicon layer having a thickness less than 100 microns and an in-situ-doped base region, and said epitaxial silicon layer comprising doped emitter regions and a backside surface forming emitter and base contact regions with said in-situ-doped base regions and said doped emitter region; depositing a first layer of electrically conductive metal having an interdigitated pattern of base electrodes and emitter electrodes on said backside surface of said epitaxial silicon layer, said first layer of electrically conductive metal having a thickness less than 2 microns; forming electrically conductive adhesive emitter plugs and base plugs on said first layer of electrically conductive metal, said emitter plugs and base plugs providing emitter electrical connections and base electrical connections for a backplane;laminating said backplane to said first layer of electrically conductive metal by said conductive adhesive emitter plugs and base plugs, said backplane comprising a second layer of electrically conductive metal having an interdigitated pattern of base electrodes and emitter electrodes and connected to said first layer of electrically conductive metal by said conductive adhesive emitter plugs and base plugs thereby forming an electrical interconnect, said second layer of electrically conductive metal having a thickness in the range of 25 to 150 microns, and a backplane plate attached to said second layer of electrically conductive metal; andreleasing said epitaxial silicon layer from said silicon template along said porous silicon release layer. 19. The method of claim 18, further comprising the steps of forming through holes exposing said emitter and base metal electrodes of said second layer of electrically conductive material on said backplane plate; andat least partially filling said through holes with electrically conductive material for solar cell interconnection. 20. The method of claim 18, further comprising forming a dielectric adhesive layer covering said first layer of electrically conductive metal and exposing said conductive adhesive emitter plugs and base plugs. 21. The method of claim 18, further comprising forming locally and vertically deformed regions on said second layer of base electrodes and emitter electrodes, said deformed regions aligned to electrically conductive emitter plugs and base plugs. 22. The back contact solar cell of claim 1, wherein said backplane plate has through holes providing electrically conductive connection to said emitter electrodes and base electrodes of said second electrically conductive interconnect layer. 23. The back contact crystalline semiconductor solar cell of claim 1, wherein said crystalline semiconductor substrate is a crystalline silicon substrate. 24. The back contact solar cell of claim 1, wherein said first electrically conductive interconnect layer comprises aluminum. 25. The back contact crystalline semiconductor solar cell of claim 1, wherein said wherein said second electrically conductive interconnect layer comprises copper. 26. The method for forming a back contact solar cell of claim 12, wherein said semiconductor substrate is a crystalline silicon substrate. 27. The method for forming a back contact solar cell of claim 12, wherein said second layer of electrically conductive metal is aluminum foil. 28. The method for forming a back contact solar cell of claim 12, wherein said second layer of electrically conductive metal comprises aluminum. 29. The method for forming a back contact solar cell of claim 12, wherein said second layer of electrically conductive metal comprises copper. 30. The method for forming a back contact solar cell of claim 18, wherein said second layer of electrically conductive metal is aluminum foil. 31. The method for forming a back contact solar cell of claim 18, wherein said second layer of electrically conductive metal comprises aluminum. 32. The method for forming a back contact solar cell of claim 18, wherein said second layer of electrically conductive metal comprises copper.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (94)
Fujiyama Yasutomo (Atsugi JPX) Ishii Mitsuhiro (Fujisawa JPX) Kanbe Senju (Kawasaki JPX) Yonehara Takao (Atsugi JPX) Takisawa Toru (Atsugi JPX) Okita Akira (Ayase JPX) Sakaguchi Kiyofumi (Atsugi JPX), Anodization apparatus with supporting device for substrate to be treated.
Yezdi Dordi ; Joe Stevens ; Roy Edwards ; Bob Lowrance ; Michael Sugarman ; Mark Denome, Electro-chemical deposition cell for face-up processing of single semiconductor substrates.
Maracas George N. (Tempe AZ) Ruechner Ronald A. (Mesa AZ) Gerber Donald S. (Scottsdale AZ), Means and methods of lifting and relocating an epitaxial device layer.
Mulligan,William P.; Cudzinovic,Michael J.; Pass,Thomas; Smith,David; Swanson,Richard M., Metal contact structure for solar cell and method of manufacture.
Behr Omri M. (24 Fishel Rd. Edison NJ 08820) Behr Marion R. (24 Fishel Rd. Edison NJ 08820), Method and apparatus for producing etched plates for graphic printing.
Solanki,Chetan Singh; Bilyalov,Renat; Poortmans,Jef, Method for making thin film devices intended for solar cells or silicon-on-insulator (SOI) applications.
Lehmann Volker (Munich DEX) Willer Josef (Riemerling DEX) Hoenlein Wolfgang (Unterhaching DEX), Method for manufacturing a solar cell from a substrate wafer.
Artmann, Hans; Frey, Wilhelm; Moellendorf, Manfred, Method for production of a thin film and a thin-film solar cell, in particular, on a carrier substrate.
Nishida, Shoji; Nakagawa, Katsumi; Yonehara, Takao; Sakaguchi, Kiyofumi, Method for transferring porous layer, method for making semiconductor devices, and method for making solar battery.
Simpson Todd William,CAX ; Mitchell Ian Vaughan,CAX ; Este Grantley Oliver,CAX ; Shepherd Frank Reginald,CAX, Method of cleaving a semiconductor wafer including implanting and annealing resulting in exfoliation.
Verlinden Pierre J. ; Terao Akira ; Nakamura Haruo,JPX ; Komura Norio,JPX ; Sugimoto Yasuo,JPX ; Ohmura Junichi,JPX, Method of fabricating a silicon solar cell.
Kressel ; Henry ; D'Aiello ; Robert Vincent ; Robinson ; Paul Harvey, Polycrystalline or amorphous semiconductor photovoltaic device having improved collection efficiency.
Nishida, Shoji; Yonehara, Takao; Sakaguchi, Kiyofumi; Ukiyo, Noritaka; Iwasaki, Yukiko, Process for producing semiconductor member, and process for producing solar cell.
Iwasaki, Yukiko; Nishida, Shoji; Sakaguchi, Kiyofumi; Ukiyo, Noritaka, Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus.
Nishida Shoji,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX ; Iwane Masaaki,JPX, Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor.
Iwane, Masaaki; Yonehara, Takao; Nishida, Shoji; Sakaguchi, Kiyofumi, Production method of photoelectric conversion device, and photoelectric conversion device produced by the method.
Yukiko Iwasaki JP; Takao Yonehara JP; Shoji Nishida JP; Kiyofumi Sakaguchi JP; Noritaka Ukiyo JP, Production method of semiconductor base material and production method of solar cell.
Kiso Sigeo,JPX ; Kataoka Ichiro,JPX ; Yamada Satoru,JPX ; Shiotsuka Hidenori,JPX, Solar cell module having a specific front side covering material and a process for the production of said solar cell module.
Salami Jalal ; Shibata Akio ; Meier Daniel L ; Kochka Edgar L, Structure and fabrication process for self-aligned locally deep-diffused emitter (SALDE) solar cell.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.