A method of sealing a first wafer and a second wafer each made of semiconducting materials, including: implanting a metallic species in at least the first wafer, assembling the first wafer and the second wafer by molecular bonding, and after the molecular bonding, forming a metallic ohmic contact in
A method of sealing a first wafer and a second wafer each made of semiconducting materials, including: implanting a metallic species in at least the first wafer, assembling the first wafer and the second wafer by molecular bonding, and after the molecular bonding, forming a metallic ohmic contact including alloys formed between the implanted metallic species and the semiconducting materials of the first wafer and the second wafer, the metallic ohmic contact being formed at an assembly interface between the first wafer and the second wafer, wherein the forming includes causing the implanted metallic species to diffuse towards the interface between the first wafer with the second wafer and beyond the interface.
대표청구항▼
1. A method of sealing a first wafer and a second wafer each made of semiconducting materials, comprising: implanting a metallic species in at least the first wafer at a dose above 1016 species/cm2,assembling the first wafer and the second wafer by molecular bonding, andafter the molecular bonding,
1. A method of sealing a first wafer and a second wafer each made of semiconducting materials, comprising: implanting a metallic species in at least the first wafer at a dose above 1016 species/cm2,assembling the first wafer and the second wafer by molecular bonding, andafter the molecular bonding, forming a metallic ohmic contact including alloys formed between the implanted metallic species and the semiconducting materials of the first wafer and the second wafer, said metallic ohmic contact being formed at an assembly interface between the first wafer and the second wafer,wherein the forming includes causing the implanted metallic species to diffuse towards the interface between the first wafer with the second wafer and beyond the interface. 2. The method according to claim 1, wherein the forming includes applying a heat treatment at a temperature equal at least to a formation temperature of the said alloys. 3. The method according to claim 1, wherein the implanting includes implanting the metallic species at a depth of between 5 nm and 20 nm under a surface of the first wafer. 4. The method according to claim 1, further comprising: processing the first wafer to make all or part of a surface layer of the first wafer amorphous. 5. The method according to claim 4, wherein the processing includes depositing an amorphous material layer before and/or after implantation of the metallic species. 6. The method according to claim 4, wherein the processing includes implanting hydrogen. 7. The method according to claim 1, wherein the first wafer and the second wafer are made from a material chosen from among silicon, gallium arsenide (GaAs), SiC (silicon carbide), InP (Indium phosphide), Germanium (Ge), or silicon-Germanium (SiGe). 8. The method according to claim 1, wherein the implanted species includes one or more of Nickel, palladium, Cobalt, Platinum, Tantalum, Tungsten, Titanium, or Copper. 9. The method according to claim 1, wherein at least one of the wafers is a heterostructure. 10. The method according to claim 1, further comprising: thinning at least one of the wafers after the assembling or after the forming of the metallic ohmic contact. 11. The method according to claim 1, wherein at least one of the wafers is a debondable structure. 12. The method according to claim 1, wherein at least one of the wafers includes a weakening plane. 13. The method according to claim 12, further comprising: thinning the wafer by fracture along said weakening plane, after the assembling or after the forming of the metallic ohmic contact. 14. The method according to claim 1, wherein at least one of the wafers includes at least one circuit or circuit layer. 15. The method according to claim 1, wherein the implanting includes using a mask to obtain local implantation zones. 16. The method according to claim 1, further comprising: forming an insulating layer on the first wafer, before the implanting. 17. The method according to claim 1, further comprising: thinning the first wafer after implantation of the metallic species. 18. The method according to claim 1, wherein the first wafer includes at least one insulating zone located at a surface so as to obtain local implantation zones. 19. A structure obtained by the method of claim 1, wherein the metallic ohmic contact includes at least one metal chosen from among nickel, palladium, cobalt, platinum, tantalum, titanium, or copper. 20. The structure according to claim 19, wherein the semiconducting materials are selected from among Si, GaAs, SiC, InP, or SiGe. 21. The structure according to claim 19, wherein at least one of the substrates is a heterostructure. 22. The structure according to claim 19, wherein at least one of the substrates is a thin film. 23. The structure according to claim 19, wherein at least one of the substrates includes one or more of electronic, optical, or mechanical components. 24. The structure according to claim 19, wherein one of the substrates is a thin film made of silicon comprising RF circuits. 25. The structure according to claim 24, wherein the other substrate is made of high resistivity silicon. 26. A method of sealing a first wafer and a second wafer each made of semiconducting materials, comprising: implanting a metallic species in at least the first wafer, at a depth of between 5 nm and 20 nm under a surface of said first wafer, at a dose above 1016 species/cm2,assembling the first wafer and the second wafer by molecular bonding,after the molecular bonding, forming a metallic ohmic contact including alloys formed between the implanted metallic species and the semiconducting materials of the first wafer and the second wafer, said metallic ohmic contact being disposed at an assembly interface between the first wafer and the second wafer,wherein the forming includes causing the implanted metallic species to diffuse towards the interface between the first wafer with the second wafer and beyond the interface. 27. The method according to claim 26, wherein the forming includes applying a heat treatment at a temperature equal at least to a formation temperature of the said metallic compounds. 28. The method according to claim 26, further comprising: processing the first wafer to make all or part of a surface layer of the first wafer amorphous. 29. The method according to claim 28, wherein the processing further comprises depositing an amorphous material layer before and/or after implantation of the metallic species. 30. The method according to claim 28, wherein the processing includes implanting hydrogen. 31. A method of sealing a first wafer and a second wafer each made of semiconducting materials, comprising: implanting a metallic species in at least the first wafer at a dose above 1016 species/cm2,assembling the first wafer and the second wafer by molecular bonding, wherein the first wafer and the second wafer include silicon, andafter the molecular bonding, forming a metallic ohmic contact including a silicide alloy formed between the implanted metallic species and the semiconducting materials of the first wafer and the second wafer, said metallic ohmic contact being formed at an assembly interface between the first wafer and the second wafer,wherein the forming includes causing the implanted metallic species to diffuse towards the interface between the first wafer with the second wafer and beyond the interface.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (23)
Jaussaud,Claude; Jalaguier,Eric; Madar,Roland, Creation of an electrically conducting bonding between two semi-conductor elements.
Pike ; Jr. Douglas A. (Bend OR) Tsang Dah W. (Bend OR) Katana James M. (Bend OR) Sdrulla Dumitru (Bend OR), IGBT device with platinum lifetime control and reduced gaw.
Oostra, Doeke J.; Ouwerling, Gerardus J. L.; Ottenheim, Jozef J. M.; Van Rooij-Mulder, Johanna M. L., Implantation method having improved material purity.
Narayan Jagdish (Knoxville TN) White Clark W. (Oak Ridge TN) Young Rosa T. (Knoxville TN), Method for making defect-free zone by laser-annealing of doped silicon.
Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
Yamamoto Naoki (Kawaguchi JPX) Sakudo Noriyuki (Ohme JPX), Method of forming electrical contact to a semiconductor substrate via a metallic silicide or silicon alloy layer formed.
van Ommen Alfred H. (Eindhoven NLX) Ottenheim Jozef J. M. (Eindhoven NLX) Dekempeneer Erik H. A. (Wijnegem BEX) van Hoften Gerrit C. (Eindhoven NLX), Method of manufacturing a semiconductor device having a semiconductor body with a buried silicide layer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.