This disclosure enables high-productivity fabrication of porous semiconductor layers (made of single layer or multi-layer porous semiconductors such as porous silicon, comprising single porosity or multi-porosity layers). Some applications include fabrication of MEMS separation and sacrificial layer
This disclosure enables high-productivity fabrication of porous semiconductor layers (made of single layer or multi-layer porous semiconductors such as porous silicon, comprising single porosity or multi-porosity layers). Some applications include fabrication of MEMS separation and sacrificial layers for die detachment and MEMS device fabrication, membrane formation and shallow trench isolation (STI) porous silicon (using porous silicon formation with an optimal porosity and its subsequent oxidation). Further, this disclosure is applicable to the general fields of photovoltaics, MEMS, including sensors and actuators, stand-alone, or integrated with integrated semiconductor microelectronics, semiconductor microelectronics chips and optoelectronics.
대표청구항▼
1. A bath-in-bath apparatus for producing porous semiconductor on a plurality of semiconductor wafers, comprising: an electrolyte-filled outer housing;an electrolyte-filled inner housing affixed within said outer housing, said inner housing operable to open and close, and forming a seal when closed;
1. A bath-in-bath apparatus for producing porous semiconductor on a plurality of semiconductor wafers, comprising: an electrolyte-filled outer housing;an electrolyte-filled inner housing affixed within said outer housing, said inner housing operable to open and close, and forming a seal when closed;an anode disposed at a first end of said inner housing;a cathode disposed at an opposite end of said inner housing, said anode and said cathode coupled to electrical circuitry capable of providing an electrical power comprising electrical voltage and current;a plurality of semiconductor wafers arranged between said anode and said cathode, wherein each said wafer is held in place by a perimeter wafer clamp disposed around a perimeter of said wafer, said perimeter wafer clamp allowing substantially all of a front and a back surface of each said wafer exposure to said electrolyte;a plurality of vent ports in said inner housing for allowing evolved hydrogen gas to escape, said vent ports extending beyond a surface of said electrolyte to prevent current leakage through said vent ports; anda plurality of fluid fill ports in said inner housing for replenishing said electrolyte and sweeping said hydrogen gas away from said plurality of wafers. 2. The apparatus of claim 1, further comprising a conductive anode membrane separating said anode from said plurality of semiconductor wafers. 3. The apparatus of claim 1, further comprising a conductive cathode membrane separating said cathode from said plurality of semiconductor wafers. 4. The apparatus of claim 1, wherein said circuitry is operable to produce a graded porosity layer of porous semiconductor on said plurality of semiconductor wafers. 5. The apparatus of claim 1, wherein said circuitry is operable to produce a multilayer of porous semiconductor on said plurality of semiconductor wafers, said multilayer comprising discrete layers of porous semiconductor having distinct porosities. 6. The apparatus of claim 1, wherein said electrical circuitry is operable to produce a porous semiconductor layer on both sides of each of said plurality of semiconductor wafers. 7. An apparatus for producing porous semiconductor on a plurality of semiconductor wafers, comprising: an electrolyte-filled housing, said housing operable to open and close, and forming a seal when closed;an anode disposed at a first end of said housing;a cathode disposed at an opposite end of said housing, said anode and said cathode coupled to electrical circuitry capable of providing an electrical power comprising electrical voltage and current;a plurality of semiconductor wafers arranged between said anode and said cathode, wherein each said wafer is held in place by a perimeter wafer clamp disposed around a perimeter of said wafer, said perimeter wafer clamp allowing substantially all of a front and a back surface of each said wafer exposure to said electrolyte;a plurality of vent ports in said housing for allowing evolved hydrogen gas to escape; anda plurality of fluid fill ports in said housing for replenishing said electrolyte and sweeping said hydrogen gas away from said plurality of wafers. 8. The apparatus of claim 7, further comprising a conductive anode membrane separating said anode from said plurality of semiconductor wafers. 9. The apparatus of claim 7, further comprising a conductive cathode membrane separating said cathode from said plurality of semiconductor wafers. 10. The apparatus of claim 7, wherein said electrical circuitry is operable to produce a graded porosity layer of porous semiconductor on said plurality of semiconductor wafers. 11. The apparatus of claim 7, wherein said circuitry is operable to produce a multilayer of porous semiconductor on said plurality of semiconductor wafers, said multilayer comprising discrete layers of porous semiconductor having distinct porosities. 12. The apparatus of claim 7, wherein said circuitry is operable to produce a porous semiconductor layer on both sides of each of said plurality of semiconductor wafers. 13. The apparatus of claim 1, further comprising a loading and unloading mechanism for transferring batches of said semiconductor wafers into and out of said inner housing. 14. The apparatus of claim 1, wherein said semiconductor wafers are circular shaped. 15. The apparatus of claim 1, wherein said semiconductor wafers are square shaped. 16. The apparatus of claim 1, wherein said semiconductor wafers are crystalline silicon wafers. 17. The apparatus of claim 1, wherein said inner housing may open in multiple sections. 18. The apparatus of claim 7, wherein said semiconductor wafers are circular shaped. 19. The apparatus of claim 7, wherein said semiconductor wafers are square shaped. 20. The apparatus of claim 7, wherein said semiconductor wafers are crystalline silicon wafers. 21. The apparatus of claim 7, wherein said electrolyte-filled housing may open in multiple sections.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (100)
Fujiyama Yasutomo (Atsugi JPX) Ishii Mitsuhiro (Fujisawa JPX) Kanbe Senju (Kawasaki JPX) Yonehara Takao (Atsugi JPX) Takisawa Toru (Atsugi JPX) Okita Akira (Ayase JPX) Sakaguchi Kiyofumi (Atsugi JPX), Anodization apparatus with supporting device for substrate to be treated.
Moslehi, Mehrdad M.; Kramer, Karl-Josef; Wang, David Xuan-Qi; Kapur, Pawan; Nag, Somnath; Kamian, George D; Ashjaee, Jay; Yonehara, Takao, Double-sided reusable template for fabrication of semiconductor substrates for photovoltaic cell and microelectronics device manufacturing.
Yezdi Dordi ; Joe Stevens ; Roy Edwards ; Bob Lowrance ; Michael Sugarman ; Mark Denome, Electro-chemical deposition cell for face-up processing of single semiconductor substrates.
Maracas George N. (Tempe AZ) Ruechner Ronald A. (Mesa AZ) Gerber Donald S. (Scottsdale AZ), Means and methods of lifting and relocating an epitaxial device layer.
Behr Omri M. (24 Fishel Rd. Edison NJ 08820) Behr Marion R. (24 Fishel Rd. Edison NJ 08820), Method and apparatus for producing etched plates for graphic printing.
Solanki,Chetan Singh; Bilyalov,Renat; Poortmans,Jef, Method for making thin film devices intended for solar cells or silicon-on-insulator (SOI) applications.
Lehmann Volker (Munich DEX) Willer Josef (Riemerling DEX) Hoenlein Wolfgang (Unterhaching DEX), Method for manufacturing a solar cell from a substrate wafer.
Ehrfeld Wolfgang (Karlsruhe DEX) Hagmann Peter (Eggenstein-Leopoldshafen DEX) Maner Asim (Stutensee DEX) Mnchmeyer Dietrich (Stutensee DEX) Becker Erwin (Karlsruhe DEX), Method for producing a plurality of plate shaped microstructured metal bodies.
Artmann, Hans; Frey, Wilhelm; Moellendorf, Manfred, Method for production of a thin film and a thin-film solar cell, in particular, on a carrier substrate.
Moslehi, Mehrdad M.; Wang, David Xuan-Qi; Tor, Sam Tone; Kramer, Karl-Josef, Method for releasing a thin semiconductor substrate from a reusable template.
Nishida, Shoji; Nakagawa, Katsumi; Yonehara, Takao; Sakaguchi, Kiyofumi, Method for transferring porous layer, method for making semiconductor devices, and method for making solar battery.
Simpson Todd William,CAX ; Mitchell Ian Vaughan,CAX ; Este Grantley Oliver,CAX ; Shepherd Frank Reginald,CAX, Method of cleaving a semiconductor wafer including implanting and annealing resulting in exfoliation.
Kressel ; Henry ; D'Aiello ; Robert Vincent ; Robinson ; Paul Harvey, Polycrystalline or amorphous semiconductor photovoltaic device having improved collection efficiency.
Nishida, Shoji; Yonehara, Takao; Sakaguchi, Kiyofumi; Ukiyo, Noritaka; Iwasaki, Yukiko, Process for producing semiconductor member, and process for producing solar cell.
Iwasaki, Yukiko; Nishida, Shoji; Sakaguchi, Kiyofumi; Ukiyo, Noritaka, Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus.
Nishida Shoji,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX ; Iwane Masaaki,JPX, Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor.
Iwane, Masaaki; Yonehara, Takao; Nishida, Shoji; Sakaguchi, Kiyofumi, Production method of photoelectric conversion device, and photoelectric conversion device produced by the method.
Yukiko Iwasaki JP; Takao Yonehara JP; Shoji Nishida JP; Kiyofumi Sakaguchi JP; Noritaka Ukiyo JP, Production method of semiconductor base material and production method of solar cell.
Kiso Sigeo,JPX ; Kataoka Ichiro,JPX ; Yamada Satoru,JPX ; Shiotsuka Hidenori,JPX, Solar cell module having a specific front side covering material and a process for the production of said solar cell module.
Salami Jalal ; Shibata Akio ; Meier Daniel L ; Kochka Edgar L, Structure and fabrication process for self-aligned locally deep-diffused emitter (SALDE) solar cell.
Moslehi, Mehrdad M.; Kramer, Karl-Josef; Wang, David Xuan-Qi; Kapur, Pawan; Nag, Somnath; Kamian, George D.; Ashjaee, Jay; Yonehara, Takao, Apparatus for forming porous silicon layers on at least two surfaces of a plurality of silicon templates.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.