$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Processes for manufacturing printed wiring boards 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01K-003/10
  • H05K-003/38
  • H05K-003/40
출원번호 US-0492284 (2012-06-08)
등록번호 US-RE45637 (2015-07-28)
발명자 / 주소
  • Vasoya, Kalu K.
출원인 / 주소
  • Stablcor Technology, Inc.
대리인 / 주소
    KPPB LLP
인용정보 피인용 횟수 : 1  인용 특허 : 81

초록

Methods of manufacturing printed wiring boards including electrically conductive constraining cores that involve a single lamination cycle are disclosed. One example of the method of the invention includes drilling a clearance pattern in an electrically conductive constraining core, arranging the el

대표청구항

1. A method of constructing a printed wiring board including an electrically conductive constraining core, where the electrically conductive constraining core comprises a base material and an insert material, where the electrically conductive constraining core is a functional layer of the printed wi

이 특허에 인용된 특허 (81)

  1. Kimura, Keizo, Aniline compound-containing hair dye composition and method of dyeing hair.
  2. Iwano Kazuo (Yokohama JPX) Misono Shinji (Tokyo JPX) Tezuka Shu (Yokohama JPX), Apparatus and method of drilling.
  3. Collins Larry C. (Morton IL) Cook James G. (Hanna City IL) Hoffman John P. (Peoria IL), Apparatus for improving the power dissipation of a semiconductor device.
  4. Durand David (Providence RI) Vieau David P. (East Greenwich RI) Chu Ang-Ling (Cranston RI) Wei Tai S. (Warwick RI), Assembly using electrically conductive cement.
  5. Vasoya, Kalu K., Build-up printed wiring board substrate having a core layer that is part of a circuit.
  6. Enomoto Eyo (Oogaki JPX), Ceramic wiring board and its production.
  7. Chen Szuchain F. (Orange CT), Chromium-zinc anti-tarnish coating for copper foil having a dark color.
  8. Abe,Tomoyuki, Circuit board and method for fabricating the same, and electronic device.
  9. Burgess James F. (Schenectady NY), Circuit board construction.
  10. Solberg Vernon, Compliant multichip package.
  11. Solberg Vernon, Compliant multichip package.
  12. Johnson Daniel D. (Yorklyn DE), Dielectric materials.
  13. McClanahan Robert F. (Valencia CA) Washburn Robert D. (Malibu CA), Dielectric vias within multi-layer 3-dimensional structures/substrates.
  14. Kei Nakamura JP; Masakazu Sugimoto JP; Yasushi Inoue JP; Megumu Nagasawa JP; Takuji Okeyui JP; Masayuki Kaneto JP; Shinya Ota JP, Double-sided circuit board and multilayer wiring board comprising the same and process for producing double-sided circuit board.
  15. Donald S. Farquhar ; Robert M. Japp ; John M. Lauffer ; Konstantinos I. Papathomas, Formation of multisegmented plated through holes.
  16. Farquhar, Donald S.; Japp, Robert M.; Lauffer, John M.; Papathomas, Konstantinos I., Formation of multisegmented plated through holes.
  17. Farquhar,Donald S.; Japp,Robert M.; Lauffer,John M.; Papathomas,Konstantinos I., Formation of multisegmented plated through holes.
  18. Bupp, James R.; Farquhar, Donald S.; Jimarez, Lisa J., High performance packaging platform and method of making same.
  19. Leibowitz Joseph D. (Culver City CA), High-frequency multilayer printed circuit board.
  20. Lee,Michael K. T., Impedance matching of differential pair signal traces on printed wiring boards.
  21. Brandt Lutz W. ; Matijasevic Goran ; Gandhi Pradeep R., Individual embedded capacitors for laminated printed circuit boards.
  22. Japp, Robert M.; Markovich, Voya R.; Papathomas, Konstantinos I., Laminate circuit structure and method of fabricating.
  23. Robert M. Japp ; Voya R. Markovich ; Konstantinos I. Papathomas, Laminate circuit structure and method of fabricating.
  24. Vasoya, Kalu K.; Mangrolia, Bharat M.; Davis, William E.; Bohner, Richard A., Lightweight circuit board with conductive constraining cores.
  25. Vasoya, Kalu K.; Mangrolia, Bharat M.; Davis, William E.; Bohner, Richard A., Lightweight circuit board with conductive constraining cores.
  26. Vasoya, Kalu K.; Mangrolia, Bharat M.; Davis, William E.; Bohner, Richard A., Lightweight circuit board with conductive constraining cores.
  27. Vasoya, Kalu K.; Mangrolia, Bharat M.; Davis, William E.; Bohner, Richard A., Lightweight circuit board with conductive constraining cores.
  28. Japp Robert M. ; Poliks Mark D., Low CTE power and ground planes.
  29. Zweben Carl H. (Devon PA) Mogle Rodman A. (Clinton NY) Rodini ; Jr. Benjamin T. (Wayne PA) Thaw Charles L. (Phoenixville PA), Low-thermal-expansion, heat conducting laminates having layers of metal and reinforced polymer matrix composite.
  30. Johannes William R. ; O'Neill Patrick H. ; Mendez David M., Metal constrained circuit board side to side interconnection technique.
  31. Alzmann Donald R. (262 Timberpoint Rd. East Islip NY 11730) Angelo Michael (81 Adelhaide La. East Islip NY 11730) Waldner Paul R. (1681 Harold Ave. Wantagh NY 11793), Method and apparatus for successively positioning sheets of material with precision for punching aligning holes in the s.
  32. Japp, Robert M.; Poliks, Mark D., Method for making printed circuit board having low coefficient of thermal expansion power/ground plane.
  33. Yoshihara Shinji,JPX ; Inomata Sumitomo,JPX ; Ohara Fumio,JPX ; Kurahashi Takashi,JPX, Method for manufacturing a semiconductor device.
  34. Haze, Takayuki; Yabuuchi, Tsuneo, Method for producing a double-sided wiring board.
  35. Leibowitz Joseph D. (Culver City CA), Method of fabricating multilayer printed circuit board structure.
  36. Solberg Vernon, Method of making a compliant multichip package.
  37. Schmidt Walter (Zrich CHX) Martinelli Marco (Neftenbach CHX), Method of making a laminated structure with shear force delamination resistance.
  38. Frankeny Jerome A. (Taylor TX) Frankeny Richard F. (Austin TX) Imken Ronald L. (Round Rock TX) Vanderlee Keith A. (Austin TX), Method of making laminar stackable circuit board structure.
  39. Lu, Jane; Wu, Paul; Chen, Ray; Chen, Scott; Chang, Jeff, Method of making metal core substrate printed circuit wiring board enabling thermally enhanced ball grid array (BGA) packages.
  40. Middelman Erik,NLX ; Zuuring Pieter Hendrik,NLX, Method of manufacturing a multilayer printed wire board.
  41. Fosberry Jennifer ; Beroz Masud ; Michael Mihalis ; Osborn Philip, Method of manufacturing a plurality of semiconductor packages.
  42. DiStefano Thomas H. ; Smith John W. ; Mitchell Craig, Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures.
  43. Garrepally, Srinivas; ChingTong, Sim; Sowmithri, Channasumudram Krishnamurthy; Dey, Manoj Kumar, Methodology of creating an object database from a Gerber file.
  44. Sauzade Jean-Denis (Juan Les Pins FRX) L\Hote Manuel (Vence FRX), Mounting for printed circuits forming a heat sink with controlled expansion.
  45. Sen Bidyut K. (Milpitas CA) Tosaya Eric S. (Fremont CA), Multilayer IC semiconductor package.
  46. Ogihara Satoru (Hitachi JPX) Ura Mitsuru (Hitachi JPX) Suzuki Yoshihiro (Hitachi JPX), Multilayer circuit board.
  47. Sasaki, Masayuki, Multilayer circuit board having a capacitor and process for manufacturing same.
  48. Bovensiepen Kurt,DEX ; Ulmer Helmut,DEX ; Messarosch Gerhard,DEX, Multilayer circuit board having at least one core substrate arranged therein.
  49. Ikeda,Tomoyuki, Multilayer core board and manufacturing method thereof.
  50. Leibowitz Joseph D. (Culver City CA), Multilayer printed circuit board structure.
  51. Tani,Motoaki; Hayashi,Nobuyuki; Abe,Tomoyuki; Takahashi,Yasuhito; Shuto,Takashi, Multilayer wiring board.
  52. Hawker, Craig Jon; Hedrick, James L.; Miller, Robert D.; Volksen, Willi, Porous dielectric material and electronic devices fabricated therewith.
  53. Japp, Robert M.; Poliks, Mark D., Porous power and ground planes for reduced PCB delamination and better reliability.
  54. Hatakeyama Akihito,JPX ; Nakatani Seiichi,JPX ; Kawakita Kouji,JPX ; Sogou Hiroshi,JPX ; Ogawa Tatsuo,JPX ; Kojima Tamao,JPX, Printed circuit board and method of manufacturing the same.
  55. Ozaki Yosuke,JPX, Printed circuit board and printed circuit board base material.
  56. Alan D. Conder, Printed circuit board for a CCD camera head.
  57. Tanaka Shoji (Oyama JPX), Printed circuit board laminating apparatus.
  58. Ronald P. Huemoeller, Printed circuit board with heat spreader and method of making.
  59. Abe,Tomoyuki; Hayashi,Nobuyuki; Tani,Motoaki; Abe,Kenichiro; Iida,Kenji, Printed wiring board.
  60. Kramer Jesse J. ; Madura Jeffrey R. ; Smith Carl Richard, Printed wiring board structure having continuous graphite fibers.
  61. Carl R. Smith ; Jeffrey R. Madura ; Jesse J. Kramer, Printed wiring board structure with integral metal matrix composite core.
  62. Jensen Warren M. (Kirkland WA), Printed wiring board substrates for ceramic chip carriers.
  63. Vasoya,Kalu K., Printed wiring boards possessing regions with different coefficients of thermal expansion.
  64. Walter Schmidt CH; Marco Martinelli CH, Process for producing connecting conductors.
  65. Schmidt Walter,CHX ; Schmid Hermann,CHX, Process for structuring polymer films.
  66. Schmidt Walter (Zrich CHX) Martinelli Marco (Neftenbach CHX), Process for the production of printed circuit boards with extremely dense wiring using a metal-clad laminate.
  67. Scala Luciano C. (Murrysville Boro PA) Fuller Timothy J. (Berkeley Heights NJ) Alvino William M. (Penn Hills PA), Reinforced composites made by electro-phoretically coating graphite or carbon.
  68. Desai Jay (Corona CA), Rigid flex printed circuit configuration.
  69. Wang, Alan E.; Olson, Kevin C.; Di Stefano, Thomas H., Single or multi-layer printed circuit board with recessed or extended breakaway tabs and method of manufacture thereof.
  70. Bellaar Pieter H.,NLX, Stacked chip assembly.
  71. Kim Young ; Haba Belgacem ; Solberg Vernon, Stacked microelectronic assembly and method therefor.
  72. Howard L. Davidson, Sub-package bypass capacitor mounting for an array packaged integrated circuit.
  73. Nagamatsu Hiroshi (Hiratsuka JPX) Iwasaki Kaname (Hiratsuka JPX), Substrate for a printed circuit board.
  74. Akihiro Murata JP, Substrate including a metal portion and a resin portion.
  75. Motoyasu Nakanishi JP, Substrate of circuit board.
  76. Chiu, Chia-Pin, Substrate-less microelectronic package.
  77. Murphy, Michael; Schmidt, Eric; Diaz, Aly, System and method for modifying electronic design data.
  78. Jensen Warren M. (Kirkland WA) Wilkinson William C. (Redmond WA), Thermally conductive printed wiring board laminate.
  79. Evans Robert E. (Trumbull CT) Hirschbuehler Kevin R. (Bel Air MD), Thermoplastic interleafed resin matrix composites with improved impact strength and toughness.
  80. Afzali-Ardakani Ali (Yorktown Heights NY) Gotro Jeffrey T. (Endwell NY) Hedrick Jeffrey C. (Peekskill NY) Papathomas Konstantinos (Endicott NY) Patel Niranjan M. (Wappingers Falls NY) Shaw Jane M. (R, Toughened polycyanurate resins containing particulates.
  81. Tani, Motoaki; Hayashi, Nobuyuki; Abe, Tomoyuki; Takahashi, Yasuhito; Saeki, Yoshiyasu, Wiring board with core layer containing inorganic filler.

이 특허를 인용한 특허 (1)

  1. Schneider, Douglas; Davis, William E., Graphene-based thermal management cores and systems and methods for constructing printed wiring boards.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로