Specialized processing block with fixed- and floating-point structures
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-007/48
G06F-007/49
G06F-009/30
G06F-007/499
G06F-007/485
출원번호
US-0486255
(2012-06-01)
등록번호
US-9098332
(2015-08-04)
발명자
/ 주소
Langhammer, Martin
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
7인용 특허 :
321
초록▼
Circuitry for performing arithmetic operations on a plurality of inputs efficiently performs both fixed-point operations and floating-point operations. Each of at least first and second respective operator circuits operates on a respective subplurality of the plurality of inputs. Other circuitry sel
Circuitry for performing arithmetic operations on a plurality of inputs efficiently performs both fixed-point operations and floating-point operations. Each of at least first and second respective operator circuits operates on a respective subplurality of the plurality of inputs. Other circuitry selectively interconnects the respective operator circuits so that they can operate together or separately, according to user selection, on selected ones of (a) the full plurality of inputs, (b) individual ones of the respective subpluralities of the plurality of inputs, or (c) combinations of portions of the respective subpluralities of the plurality of inputs. At least one of the respective operator circuits includes circuits for simultaneously computing multiple different results and for selecting among the multiple different results based on an output of another one of the respective operator circuits. One or more of the multiple different results are selectably usable to perform both fixed-point operations and floating-point operations.
대표청구항▼
1. Circuitry for performing arithmetic operations on a plurality of inputs, said circuit comprising: at least first and second respective operator circuits, each of said at least first and second respective operator circuits operating on a respective subplurality of said plurality of inputs; andcirc
1. Circuitry for performing arithmetic operations on a plurality of inputs, said circuit comprising: at least first and second respective operator circuits, each of said at least first and second respective operator circuits operating on a respective subplurality of said plurality of inputs; andcircuitry for selectively interconnecting said at least first and second respective operator circuits so that they can operate together or separately, according to user selection, on selected ones of (a) said full plurality of inputs, (b) individual ones of said respective subpluralities of said plurality of inputs, or (c) combinations of portions of said respective subpluralities of said plurality of inputs; wherein:at least one of said respective operator circuits includes circuits for simultaneously computing multiple different results and for selecting among said multiple different results based on an output of another one of said respective operator circuits;said multiple different results comprise sum, sum-plus-1 and sum-plus-2 results; andone or more of said multiple different results are selectably usable for both fixed-point operations and floating-point operations. 2. The circuitry for performing of claim 1 wherein: each of said respective operator circuits comprises a fixed-point adder circuit; andsaid circuitry for selectively interconnecting comprises control circuitry that receives inputs from two of said respective operator circuits, so that said two of said respective operator circuits provide a floating-point addition of portions of their respective subpluralities of said plurality of inputs. 3. The circuitry for performing of claim 2 further comprising at least one partial product generator; wherein: outputs of said at least one partial product generator are input to said two of said respective operator circuits provide a floating-point multiplication of inputs of said at least one partial product generator. 4. The circuitry for performing of claim 1 wherein said circuits for simultaneously computing comprise a half-adder and a prefix network tree. 5. The circuitry for performing of claim 4 wherein: said prefix network tree comprises first, second and third prefix networks;said first prefix network receives, as inputs, a first subset of outputs of said half-adder;said second prefix network receives, as inputs, a second subset of outputs of said half-adder; andsaid third prefix network receives, as inputs, outputs of said second prefix network and an output of a most significant node of said first prefix network. 6. The circuitry for performing of claim 5 wherein: input of said output of said most significant node of said first prefix network to said third prefix network is enabled; andoutput of said third prefix network is used to provide a combined sum of said first subset of outputs of said half-adder and said second subset of outputs of said half-adder, as well as a combined sum-plus-1 and a combined sum-plus-2. 7. The circuitry for performing of claim 5 wherein: input of said output of said most significant node of said first prefix network to said third prefix network is disabled; andoutput of said third prefix network is used to provide separate sums of said first subset of outputs of said half-adder and said second subset of outputs of said half-adder. 8. A specialized processing block on a programmable integrated circuit device, said specialized processing block comprising: at least one partial product generator providing a plurality of outputs;at least first and second respective adder circuits, each of said at least first and second respective adder circuits operating on a respective subplurality of said plurality of outputs; andcircuitry for selectively interconnecting said at least first and second respective adder circuits so that they can operate together or separately, according to user selection, on selected ones of (a) said full plurality of outputs, (b) individual ones of said respective subpluralities of said plurality of outputs, or (c) combinations of portions of said respective subpluralities of said plurality of outputs; wherein:at least one of said respective adder circuits includes circuits for simultaneously computing multiple different results and for selecting among said multiple different results based on an output of another one of said respective adder circuits; andsaid multiple different results comprise sum, sum-plus-1 and sum-plus-2 results. 9. The specialized processing block of claim 8 wherein: each of said respective adder circuits comprises a fixed-point adder circuit; andsaid circuitry for selectively interconnecting comprises control circuitry that receives inputs from two of said respective adder circuits, so that said two of said respective operator circuits provide a floating-point addition of portions of their respective subpluralities of said plurality of outputs. 10. The specialized processing block of claim 8 wherein said circuits for simultaneously computing comprise a half-adder and a prefix network tree. 11. The specialized processing block of claim 10 wherein: said prefix network tree comprises first, second and third prefix networks;said first prefix network receives, as inputs, a first subset of outputs of said half-adder;said second prefix network receives, as inputs, a second subset of outputs of said half-adder; andsaid third prefix network receives, as inputs, outputs of said second prefix network and an output of a most significant node of said first prefix network. 12. The specialized processing block of claim 11 wherein: input of said output of said most significant node of said first prefix network to said third prefix network is enabled; andoutput of said third prefix network is used to provide a combined sum of said first subset of outputs of said half-adder and said second subset of outputs of said half-adder, as well as a combined sum-plus-1 and a combined sum-plus-2. 13. The specialized processing block of claim 11 wherein: input of said output of said most significant node of said first prefix network to said third prefix network is disabled; andoutput of said third prefix network is used to provide separate sums of said first subset of outputs of said half-adder and said second subset of outputs of said half-adder. 14. A programmable integrated circuit device comprising: a plurality of specialized processing blocks, each of said specialized processing blocks comprising:at least one partial product generator providing a plurality of outputs;at least first and second respective adder circuits, each of said at least first and second respective adder circuits operating on a respective subplurality of said plurality of outputs; andcircuitry for selectively interconnecting said at least first and second respective adder circuits so that they can operate together or separately, according to user selection, on selected ones of (a) said full plurality of outputs, (b) individual ones of said respective subpluralities of said plurality of outputs, or (c) combinations of portions of said respective subpluralities of said plurality of outputs; wherein:at least one of said respective adder circuits includes circuits for simultaneously computing multiple different results and for selecting among said multiple different results based on an output of another one of said respective adder circuits; andsaid multiple different results comprise sum, sum-plus-1 and sum-plus-2 results. 15. The programmable integrated circuit device of claim 14 wherein: each of said respective adder circuits comprises a fixed-point adder circuit; andsaid circuitry for selectively interconnecting comprises control circuitry that receives inputs from two of said respective adder circuits, so that said two of said respective operator circuits provide a floating-point addition of portions of their respective subpluralities of said plurality of outputs. 16. The programmable integrated circuit device of claim 14 wherein said circuits for simultaneously computing comprise a half-adder and a prefix network tree. 17. The programmable integrated circuit device of claim 16 wherein: said prefix network tree comprises first, second and third prefix networks;said first prefix network receives, as inputs, a first subset of outputs of said half-adder;said second prefix network receives, as inputs, a second subset of outputs of said half-adder; andsaid third prefix network receives, as inputs, outputs of said second prefix network and an output of a most significant node of said first prefix network. 18. The programmable integrated circuit device of claim 17 wherein: input of said output of said most significant node of said first prefix network to said third prefix network is enabled; andoutput of said third prefix network is used to provide a combined sum of said first subset of outputs of said half-adder and said second subset of outputs of said half-adder, as well as a combined sum-plus-1 and a combined sum-plus-2. 19. The programmable integrated circuit device of claim 17 wherein: input of said output of said most significant node of said first prefix network to said third prefix network is disabled; andoutput of said third prefix network is used to provide separate sums of said first subset of outputs of said half-adder and said second subset of outputs of said half-adder.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (321)
Hogenauer, Eugene B., Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Jekel Richard N. (La Mesa CA), Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing.
Cho, Won-kyoung; Kim, Jung-wook; Park, In-cheol; Lee, Eul-hwan; Kang, Hyeong-ju, Apparatus and method of multiplication using a plurality of identical partial multiplication modules.
Doddington George D. (McLean VA) Pawate Basavaraj (Dallas TX) Mahant-Shetti Shivaling (Richardson TX) Smith Derek (Lafayette LA), Apparatus, system and methods for distributed signal processing.
Pawate Basavaraj (Dallas TX) Doddington George (McLean VA) Mahant-Shetti Shivaling S. (Richardson TX) Smith Derek (Lafayette LA), Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit.
Balmer Keith (Bedford GB2) Ing-Simmons Nicholas (Huntingdon GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX) Read Christopher J. (Houston TX) Polan, Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section.
Denman ; Jr. Marvin A. (Austin TX) Young John M. (Austin TX) Alsup Mitch K. (Dripping Springs TX), Circuit and method for accumulating partial products of a single, double or mixed precision multiplication.
Yu, Robert K.; Padmanabhan, Satish; Srivatsa, Chakra R.; Shah, Shailesh I., Circuit and method for multiplying and accumulating the sum of two products in a single cycle.
Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
Gomola John W. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Jones F. David (Pittsburgh PA) Wallace Frank E. (Irwin PA) Marano Ross T. (Murrysville PA), Combined file and directory system for a process control digital computer system.
Phillips William C. ; Pascale Michael V. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Weigand Benjamin F. ; Dirndorfer Walter M. ; Prill Robert S. ; Siegel Arnold B. ; Nogay Richard H., Common receive module for a programmable digital radio.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
Ramamurthy Srinivas ; Berger Neal ; Fahey ; Jr. James,FRX ; Gongwer Geoffrey S. ; Saiki William J. ; Tam Eugene Jinglun, Configuration control in a programmable logic device using non-volatile elements.
Weng Chia-Shiann (Austin TX) Kuenast Walter U. (Austin TX) Anderson Donald C. (Austin TX) Curtis Peter C. (Austin TX) Greene Richard L. (Austin TX), DSP co-processor for use on an integrated circuit that performs multiple communication tasks.
Bearden David R. (Austin TX) Vargas Raymond L. (Austin TX), Data processor a method and apparatus for performing postnormalization in a floating-point execution unit.
Ehlig Peter N. (Houston TX) Boutaud Frederic (Roquefort les Pins FRX) Hollander James F. (Dallas TX), Data processor with sets of two registers where both registers receive identical information and when context changes in.
Taborn Michael Preston (Austin TX) Burchfiel Steven Michael (Austin TX) Matheny David Terrence (Austin TX), Denormalization system and method of operation.
Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Furtek Frederick (Menlo Park CA), Diagonal wiring between abutting logic cells in a configurable logic array.
Gomola John W. (Pittsburgh PA) Giras Theodore C. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Putman Richard E. (Pittsburgh PA) Gilbreath Rodney E. (Pittsburgh PA) Deliyannides John S. (Wilmington, Digital computer monitored and/or operated system or process which is structured for operation with an improved automati.
Brueckmann Dieter (Meerbusch DEX) Preuss Walfried (Hoehenkirchen-Siegertsb DEX), Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based o.
Adrian Andrew A. (Melrose MA) Danielson Michael S. (Wrentham MA) Meyers David B. (Walpole MA) Spiegel Leo (Sharon MA), Digital signal processing for linearization of small input signals to a tri-state power switch.
Phillips William C. ; Hilterbrick Charles L. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Pascale Michael V. ; Prill Robert S., Digitally programmable multifunction radio system architecture.
Brown Elliott, Candice Hellen; Higgins, Michael Francis; Han, Seok Jin; Credelle, Thomas Lloyd, Display system having improved multiple modes for displaying image data from multiple input source formats.
Hailey Keith R. (Amershan Buckinghamshire GB2) Storey John J. (Hertfordshire GB2), Dual-mode image interpolation filter operable in a first mode for storing interpolation coefficients and in a second mod.
Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
Markstein Peter (Woodside CA) Roothaan Clemens (Chicago IL) Brzezinski Dennis (Sunnyvale CA), Floating point arithmetic unit having logic for quad precision arithmetic.
Lloyd C. Cox ; Gary A. Gramlich ; Robert M. Baker ; Stephen Freeman ; Brian P. Neary ; Cynthia R. Krzemien ; Jordan A. Krim ; Luis R. Nunez, General purpose filter.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valerity B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ;, Hexagonal sense cell architecture.
Ku Walter H. (La Jolla CA) Linderman Richard W. (Dayton OH) Chau Paul M. (Ithaca NY) Reusens Peter P. (Destel Bergin BEX), High performance signal processor.
Boland, Liza G.; Janssen, Johan G., Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter.
Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
Hsieh ; deceased Hung-Cheng (late of Sunnyvale CA) Carter ; administrator by William S. (Santa Clara CA) Erickson Charles R. (Fremont CA) Cheung Edmond Y. (San Jose CA), Logic structure and circuit for fast carry.
Hsieh Hung-Cheng (583 Loch Lomond Ct. Sunnyvale CA 94087) Carter William S. (3024 Aspen Dr. Santa Clara CA 95051) Erickson Charles S. (3412 Atwater Ct. Fremont CA 94536) Cheung Edmond Y. (1302 Shelby, Logic structure and circuit for fast carry.
Tobias David F., Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic.
Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Logic system of logic networks with programmable selected functions and programmable operational controls.
Yatim David (Austin TX) Girardeau ; Jr. James W. (Austin TX), Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range.
Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
Harrison David A. (Cupertino CA) Silver Joshua M. (Sunnyvale CA) Soe Soren T. (San Jose CA), Method for programming complex PLD having more than one function block type.
Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
Hennedy,Michael; Friedman,Vladimir; Speziale,Artemas; Sherkat,Mohammad Reza, Micro-programmable filter engine having plurality of filter elements interconnected in chain configuration wherein engine supports multiple filters from filter elements.
Imel Michael T. (Beaverton OR) Lai Konrad (Aloha OR) Myers Glenford J. (Aloha OR) Steck Randy (Aloha OR) Valerio James (Portland OR), Mixed-precision floating point operations from a single instruction opcode.
Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Kolze Paige A. ; Chan Andrew K. ; Apland James A., Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller customized function call method, system and apparatus.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller method, system and apparatus.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
Lane Christopher F. ; Reddy Srinivas T. ; Cliff Richard G. ; Zaveri Ketan H. ; Pedersen Bruce B. ; Veenstra Kerry, Programmable logic device circuitry for improving multiplier speed and/or efficiency.
Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
Ozawa,Kunihiko, Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system.
Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., System for distributing clocks using a delay lock loop in a programmable logic circuit.
Guttag Karl M. (Missouri City TX) Simpson Richard (Bedford GB2) Walsh Brendan (Bedford GB2), Three input arithmetic logic unit forming mixed arithmetic and boolean combinations.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator and mask generator.
Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Gove Robert J. (Plano TX) Read Christopher J. (Houston TX) Golston Jeremiah E. (Sugar Land TX) Poland Sydney W. (Katy TX) Ing-Simmons Nich, Three input arithmetic logic unit with mask generator.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with shifter.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Philip,GBX, Three input arithmetic logic unit with shifter and/or mask generator.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.