$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Stacked microelectronic assembly with TSVS formed in stages with plural active chips 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
  • H01L-025/00
  • H01L-025/065
  • H01L-023/31
  • H01L-023/00
출원번호 US-0060997 (2013-10-23)
등록번호 US-9099296 (2015-08-04)
발명자 / 주소
  • Oganesian, Vage
  • Haba, Belgacem
  • Mohammed, Ilyas
  • Mitchell, Craig
  • Savalia, Piyush
출원인 / 주소
  • Tessera, Inc.
대리인 / 주소
    Lerner, David, Littenberg, Krumholz & Mentlik, LLP
인용정보 피인용 횟수 : 1  인용 특허 : 97

초록

A microelectronic assembly is provided in which first and second electrically conductive pads exposed at front surfaces of first and second microelectronic elements, respectively, are juxtaposed, each of the microelectronic elements embodying active semiconductor devices. An electrically conductive

대표청구항

1. A microelectronic assembly, comprising: a first microelectronic element having a front surface and a first electrically conductive pad exposed at the front surface, and a first electrically conductive element extending along the front surface away therefrom;a second microelectronic element having

이 특허에 인용된 특허 (97)

  1. Mathew, Ranjan J., Apparatus and method extending flip-chip pad structures for wirebonding on low-k dielectric silicon.
  2. Muramatsu Masaharu,JPX ; Akahori Hiroshi,JPX, Back irradiation type light-receiving device and method of making the same.
  3. Malinovich Yacov,ILX ; Koltin Ephie,ILX, Backside illuminated image sensor.
  4. Shibayama,Katsumi, Backside-illuminated photodetector.
  5. Lin Shi-Tron,TWX ; Chan Chin-Jong,TWX, Bond-pad with a single anchoring structure.
  6. Ming-Tsung Liu (Hsin-Chu TWX) Hsu Bill Y. B. (Chu-Pei TWX) Chung Hsien-Dar (Hu-Wei Town TWX) Wu Der-Yuan (Hsin-Chu TWX), Bonding pad structure and method thereof.
  7. Adkisson, James W.; Gambino, Jeffrey P.; He, Zhong-Xiang; Jaffe, Mark D.; Leidy, Robert K.; Luce, Stephen E.; Rassel, Richard J.; Sprogis, Edmund J., CMOS imager array with recessed dielectric.
  8. Cynthia Susan Milkovich ; Mark Vincent Pierson ; Charles Gerard Woychik, CTE compensated chip interposer.
  9. Ding, Yi-Chuan; Lee, Xin Hui; Chen, Kun-Ching, Chip scale package and manufacturing method.
  10. Haba, Belgacem; Honer, Kenneth Allen; Tuckerman, David B.; Oganesian, Vage, Chips having rear contacts connected by through vias to front contacts.
  11. Haba, Belgacem; Honer, Kenneth Allen; Tuckerman, David B.; Oganesian, Vage, Chips having rear contacts connected by through vias to front contacts.
  12. Sulfridge, Marc, Conductive interconnect structures and formation methods using supercritical fluids.
  13. Yamamoto, Koji; Kumamoto, Nobuhisa; Matsumoto, Muneyuki, Damascene interconnection and semiconductor device.
  14. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  15. Kida Tsuyoshi,JPX ; Oyachi Kenji,JPX, Electrode structure of semiconductor element.
  16. Hoeberechts Arthur M. E. (Eindhoven NLX) van Gorkom Gerardus G. P. (Eindhoven NLX), Electron-beam device and semiconductor device for use in such an electron-beam device.
  17. Sasaki, Toshiya; Uchiyama, Kazuyoshi; Kawaguchi, Masahiko; Amaya, Keishiro; Tamezawa, Eita, Electronic component having a coil conductor with photosensitive conductive paste.
  18. Fillion, Raymond Albert; Wojnarowski, Robert John; Kolc, Ronald Frank, Electronic interface structures and methods of fabrication.
  19. Bartley, Gerald K.; Motschman, David R.; Sikka, Kamal K.; Wakil, Jamil A.; Wei, Xiaojin; Zheng, Jiantao, Enhanced thermal management of 3-D stacked die packaging.
  20. Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
  21. Shiv, Lior, Formation of through-wafer electrical interconnections and other structures using a thin dielectric membrane.
  22. Atlas,Eugene, Forming a multi segment integrated circuit with isolated substrates.
  23. Belgacem Haba, Forming microelectronic connection components by electrophoretic deposition.
  24. Bolom,Tibor; Grunow,Stephan; Rath,David; Simon,Andrew Herbert, Gap free anchored conductor and dielectric structure and method for fabrication thereof.
  25. MacIntyre,Donald M., Hermetic wafer scale integrated circuit structure.
  26. Gnadinger Alfred P. (Colorado Springs CO), High density data storage using stacked wafers.
  27. Akerling, Gershon; Anderson, James M.; Upton, Eric L., High performance vias for vertical IC packaging.
  28. Matsui Shigetomo (4-25 ; Higashiyama-Cho Higashiosaka-Shi ; Osaka-Fu JPX) Matsumura Hiroyuki (2-1-35-402 Ryugadai ; Suma-Ku ; Kobe-Shi ; Hyogo-Ken JPX) Ikemoto Yoshikazu (1196 ; Kamiozo ; Ozo-Cho Kit, High pressure injection nozzle.
  29. Li,Jiping; Borden,Peter G.; Genio,Edgar B., High throughput measurement of via defects in interconnects.
  30. Harris,Edward Belden; Merchant,Sailesh Mansinh; Steiner,Kurt George; Vitkavage,Susan Clay, Inductor formed in an integrated circuit.
  31. Lee,Jin Yuan; Lin,Mou Shiung; Huang,Ching Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  32. Huang, Tsai Yu, Integrated circuit device having through via and method for preparing the same.
  33. Cave Nigel G. ; Yu Kathleen C. ; Farkas Janos, Integrated circuit having a support structure.
  34. DiStefano Thomas H. ; Fjelstad Joseph ; Smith John W., Laterally situated stress/strain relieving lead for a semiconductor chip package.
  35. Noma, Takashi; Shinogi, Hiroyuki; Takao, Yukihiro, Manufacturing method of semiconductor device.
  36. Muthukumar, Sriram; Ramanathan, Shriram, Metal-metal bonding of compliant interconnect.
  37. Lan,Chien Ming, Method for fabricating a probing pad of an integrated circuit chip.
  38. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Method for fabricating chip package.
  39. Lo,Wei Chung; Huang,Hsin Chien; Lu,Ming, Method for fabrication of wafer level package incorporating dual compliant layers.
  40. Cave Nigel G. ; Yu Kathleen C. ; Farkas Janos, Method for forming a semiconductor device.
  41. Pinter Jerald F. (Carlsbad CA), Method for forming deep conductive feedthroughs.
  42. Tay, Wuu Yean; Tan, Cher Khng Victor, Method for packaging microelectronic devices.
  43. Lee, Jong Ho; Lee, Dong Ho; Ahn, Eun Chul; Kwon, Yong Chai, Method of fabricating a semiconductor device, and semiconductor device with a conductive member extending through a substrate and connected to a metal pattern bonded to the substrate.
  44. Plas, Hubert Vander; Snyder, Barry C.; Hellekson, Ronald A.; Yenchik, Ronnie J.; Lai, Diane; Berhane, Samson, Method of forming a through-substrate interconnect.
  45. Shiue Ruey-Yun (Hsin-Chu TWX) Wu Wen-Teng (Hsin-Chu TWX) Shieh Pi-Chen (Hsinchu TWX) Liu Chin-Kai (Hsin-Chu TWX), Method of forming bond pad structure for the via plug process.
  46. Lee, Hsin-Hui; Lin, Chia-Fu; Su, Chao-Yuan; Chen, Yen-Ming; Ching, Kai-Ming; Chen, Li-Chih, Method of making a wafer level chip scale package.
  47. Fjelstad Joseph, Method of making compliant microelectronic assemblies.
  48. Fjelstad, Joseph; Smith, John W., Methods and structures for electronic probing arrays.
  49. Smith John W., Microelectronic connections with liquid conductive elements.
  50. Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
  51. Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
  52. Haba, Belgacem, Microelectronic package element and method of fabricating thereof.
  53. Humpston, Giles; Gao, Guilian; Haba, Belgacem, Microelectronic packages and methods therefor.
  54. Akram Salman, Multi chip semiconductor package and method of construction.
  55. Takahashi, Michimasa; Mikado, Yukinobu; Nakamura, Takenobu; Aoyama, Masakazu, Multilayer printed wiring board.
  56. Grinman, Andrey; Ovrutsky, David; Rosenstein, Charles; Haba, Belgacem; Oganesian, Vage, Packaged semiconductor chips.
  57. Shibayama, Katsumi, Photodiode array and method of making the same.
  58. Badehi Pierre,ILX, Process for manufacturing solder leads on a semiconductor device package.
  59. Sugawa Yoshihisa,JPX ; Tohrin Yasuo,JPX ; Marumoto Yoshinobu,JPX ; Sakakibara Joji,JPX ; Shinotani Ken-ichi,JPX ; Kotera Kohei,JPX ; Ogasawara Kenji,JPX ; Kashihara Keiko,JPX ; Iwami Tomoaki,JPX, Process of impregnating substrate and impregnated substrate.
  60. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Reconstituted wafer level stacking.
  61. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  62. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
  63. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  64. Khandros Igor Y. (Peekskill NY) Distefano Thomas H. (Bronxville NY), Semiconductor chip assemblies, methods of making same and components for same.
  65. Yamada, Yuichiro; Hamatani, Tsuyoshi, Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device.
  66. Wood, Alan G.; Doan, Trung Tri, Semiconductor component with backside contacts and method of fabrication.
  67. Miyazawa, Ikuya; Ikehara, Tadayoshi, Semiconductor device and a method of manufacturing the same, a circuit board and an electronic apparatus.
  68. Pagaila, Reza A.; Kuan, Heap Hoe; Merilo, Dioscoro A., Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP.
  69. Hiruta Yoichi,JPX, Semiconductor device having ball grid array.
  70. Yamazaki Toru,JPX, Semiconductor device having inductor element made of first conductive layer of spiral configuration electrically connected to second conductive layer of insular configuration.
  71. Matsuki, Takeo; Takaishi, Yoshihiro, Semiconductor device structure and method for manufacturing the same.
  72. Langley Rodney C. (Boise ID), Semiconductor device with improved bond pads.
  73. Matsui,Satoshi, Semiconductor device, having a through electrode semiconductor module employing thereof and method for manufacturing semiconductor device having a through electrode.
  74. Kishida Satoru (Itami JPX), Semiconductor integrated circuit device.
  75. Katagiri, Mitsuaki; Shirai, Yuji; Nishi, Kunihiko; Ohnishi, Takehiro, Semiconductor integrated circuit device and its manufacturing method.
  76. Choi, DaeSik; Kim, JongHo; Lee, HyungMin, Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrate.
  77. Kang, Uk-Song, Semiconductor package having memory devices stacked on logic device.
  78. Haba, Belgacem; Humpston, Giles; Margalit, Moti, Semiconductor packaging process using through silicon vias.
  79. Thomas Bert Gorczyca ; Udo Heinz Retzlaff DE; Stephan Popp DE, Semiconductor processing article.
  80. Patrick B. Halahan ; Oleg Siniaguine, Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same.
  81. Jun Andoh JP; Yoshihiro Morii JP; Toshio Kobayashi JP; Akio Yashiba JP; Hiroshi Takemoto JP; Takeshi Sano JP; Tsutomu Sakatsu JP, Solid-state imaging device and method of production of the same.
  82. Akram Salman ; Wood Alan G. ; Farnworth Warren M., Stackable chip scale semiconductor package with mating contacts on opposed surfaces.
  83. Masato Sumikawa JP; Kazumi Tanaka JP, Stacked semiconductor device.
  84. Inagaki, Daisuke, Stacked semiconductor device with through via.
  85. Saran Mukul ; Martin Charles A., System and method for reinforcing a bond pad.
  86. Satsu, Yuichi; Umino, Morimichi; Ueno, Takumi; Takahashi, Akio; Nagai, Akira; Satoh, Toshiya; Yamada, Shinji; Suzuki, Kazuhiro, Thermal stable low elastic modulus material and device using the same.
  87. Hsu Chen-Chung (Taichung TWX), Three-dimensional multichip package.
  88. Hedler, Harry; Meyer, Thorsten; Vasquez, Barbara, Transfer wafer level packaging.
  89. Pedder David John,GBX, Trimmable inductor structure.
  90. Wen-Ken Yang TW, Wafer level package and the process of the same.
  91. Chang, Tae-Sub; Lee, Dong-Ho; Son, Min-Young, Wafer level package including ground metal layer.
  92. Geyer,Stefan, Wafer level packages for chips with sawn edge protection.
  93. Kung Ling-Chen,TWX ; Lin Jyh-Rong,TWX ; Chen Kuo-Chuan,TWX, Wafer level packaging method and packages formed.
  94. Lin Mou-Shiung,TWX, Wafer scale packaging scheme.
  95. Oganesian, Vage; Grinman, Andrey; Rosenstein, Charles; Hazanovich, Felix; Ovrutsky, David; Dayan, Avi; Aksenton, Yulia; Hecht, Ilya, Wafer-level fabrication of lidded chips with electrodeposited dielectric coating.
  96. Oganesian, Vage; Ovrutsky, David; Rosenstein, Charles; Haba, Belgacem; Humpston, Giles, Wafer-level fabrication of lidded chips with electrodeposited dielectric coating.
  97. Umetsu, Kazushige; Kurashima, Yohei; Amako, Jun, Wiring board and fabricating method thereof, semiconductor device and fabricating method thereof, circuit board and electronic instrument.

이 특허를 인용한 특허 (1)

  1. Yang, Yun-Hui; Choi, Young-Hun, Stacked type image sensors having a through silicon via structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로