Disclosed herein are various embodiments of a graphics accelerator, which may include an integrated circuit. The integrated circuit may include a local memory; a direct memory access (DMA) engine; a processor; and one or more processing pipelines. The local memory stores graphics data that includes
Disclosed herein are various embodiments of a graphics accelerator, which may include an integrated circuit. The integrated circuit may include a local memory; a direct memory access (DMA) engine; a processor; and one or more processing pipelines. The local memory stores graphics data that includes a plurality of pixels. The DMA engine transfers the graphics data between the local memory and an external memory. The processor performs at least one operation, in parallel, on components of at least a portion of the pixels. The one or more processing pipelines process the graphics data. The graphics accelerator works on operands and produces outputs for one set of pixels while the DMA engine is bringing in operands for a future set of pixel operations, and transfers data from the external memory to the one or more processing pipelines by directing data to the one or more pipelines.
대표청구항▼
1. A graphics accelerator comprising: an integrated circuit comprising:a local memory operable to store graphics data, the graphics data comprising a plurality of pixels;a direct memory access (DMA) engine operable to transfer the graphics data between the local memory and an external memory that is
1. A graphics accelerator comprising: an integrated circuit comprising:a local memory operable to store graphics data, the graphics data comprising a plurality of pixels;a direct memory access (DMA) engine operable to transfer the graphics data between the local memory and an external memory that is external to the graphics accelerator;a processor operable to perform at least one operation, in parallel, on a plurality of components of at least a portion of the plurality of pixels, the plurality of components of a single pixel contained within a vector and the at least one operation comprising at least one vector operation, the processor operable to perform the at least one vector operation on the vector to process the plurality of components of the single pixel in parallel;one or more processing pipelines operable to process the graphics data; andwherein the graphics accelerator is operable to, at least: work on operands and produce outputs for one set of pixels, while the DMA engine is bringing in operands for a future set of pixel operations; andtransfer data from the external memory to the one or more processing pipelines by directing data to the one or more pipelines. 2. The graphics accelerator of claim 1, where the graphics accelerator is operable to transfer the data by directing the data from the external memory directly to the one or more processing pipelines. 3. The graphics accelerator of claim 1, where the graphics accelerator is operable to transfer the data by directing the data to respective first-in-first-out (FIFO) input buffers of the one or more processing pipelines. 4. The graphics accelerator of claim 1, where the graphics accelerator is operable to transfer the data by directing the data from the external memory to the one or more processing pipelines via the local memory. 5. The graphics accelerator of claim 1, wherein the one or more processing pipelines comprise a plurality of sequential graphics data processing components. 6. The graphics accelerator of claim 1, wherein the at least one operation is a single type of operation performed in parallel on the plurality of components of the single pixel. 7. The graphics accelerator of claim 1, wherein the at least one operation comprises a plurality of operations of different types, performed in parallel on the plurality of components of the single pixel. 8. The graphics accelerator of claim 1, wherein the plurality of components comprise a plurality of color components, and wherein the processor is operable to perform the at least one operation on the plurality of color components of the single pixel in parallel. 9. The graphics accelerator of claim 8, wherein the plurality of color components comprise at least one of: an R component, a G component, and a B component of an RGB color space; ora Y component, a U component, and a V component of a YUV color space. 10. A graphics accelerator comprising: an integrated circuit comprising:a local memory operable to store graphics data, the graphics data comprising a plurality of pixels;a processor operable to perform at least one operation, in parallel, on a plurality of components of at least a portion of the pixels, the plurality of components of a single pixel contained within a vector and the at least one operation comprising at least one vector operation, the processor operable to perform the at least one vector operation on the vector to process the plurality of components of the single pixel in parallel;one or more processing pipelines operable to process the graphics data; anda direct memory access (DMA) engine operable to transfer the graphics data between the local memory and an external memory that is external to the graphics accelerator,wherein the graphics accelerator is operable to, at least: operate on graphics data corresponding to a present set of pixels while the DMA engine transfers graphics data corresponding to a future set of pixels; andtransfer data between the external memory and the one or more processing pipelines by directing data between the external memory and the one or more pipelines. 11. The graphics accelerator of claim 10, where the graphics accelerator is operable to transfer the data by directing the data from the external memory directly to the one or more processing pipelines. 12. The graphics accelerator of claim 10, where the graphics accelerator is operable to transfer the data by directing the data to respective first-in-first-out (FIFO) input buffers of the one or more processing pipelines. 13. The graphics accelerator of claim 10, where the graphics accelerator is operable to transfer the data by directing the data from the external memory to the one or more processing pipelines via the local memory. 14. The graphics accelerator of claim 10, wherein the one or more processing pipelines comprise a plurality of sequential graphics data processing components. 15. The graphics accelerator of claim 10, wherein the at least one operation is a single type of operation performed in parallel on the plurality of components of the single pixel. 16. The graphics accelerator of claim 10, wherein the at least one operation comprises a plurality of operations of different types, performed in parallel on the plurality of components of the single pixel. 17. A graphics accelerator comprising: an integrated circuit comprising:a local memory operable to store graphics data, the graphics data representing a plurality of pixels;a direct memory access (DMA) engine operable to transfer the graphics data between the local memory and an external memory that is external to the graphics accelerator;a processor operable to perform at least one operation, in parallel, on a plurality of components of at least a portion of the pixels, the plurality of components of a single pixel contained within a vector and the at least one operation comprising at least one vector operation, the processor operable to perform the at least one vector operation on the vector to process the plurality of components of the single pixel in parallel;one or more processing pipelines operable to process the graphics data;first circuitry operable to operate on graphics data corresponding to a present set of pixels while the DMA engine transfers graphics data corresponding to a future set of pixels; andsecond circuitry operable to transfer data from the external memory to the one or more processing pipelines by directing data to the one or more pipelines. 18. The graphics accelerator of claim 17, where the second circuitry is operable to transfer the data by directing the data from the external memory directly to the one or more processing pipelines. 19. The graphics accelerator of claim 17, where the second circuitry is operable to transfer the data by directing the data to respective first-in-first-out (FIFO) input buffers of the one or more processing pipelines. 20. The graphics accelerator of claim 17, where the second circuitry is operable to transfer the data by directing the data from the external memory to the one or more processing pipelines via the local memory. 21. The graphics accelerator of claim 17, wherein the at least one operation is a single type of operation performed in parallel on the plurality of components of the single pixel. 22. The graphics accelerator of claim 17, wherein the at least one operation comprises a plurality of operations of different types, performed in parallel on the plurality of components of the single pixel.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (191)
Murphy Nicholas J. N.,GBX, 3D graphics object copying with reduced edge artifacts.
Cooper J. Carl (Monte Sereno CA) Wallen David (San Francisco CA) Vojnovic Mirko (Santa Clara CA) Loveless Howard (Ben Lomond CA), Apparatus and method for synchronizing asynchronous signals.
Drako Dean M. (Los Altos CA) Yu Hsiu-Tung A. (Palo Alto CA), Apparatus for manipulating image pixel streams to generate an output image pixel stream in response to a selected mode.
Clough Elizabeth A. (Menlo Park CA) Roskowski Steven G. (Sunnyvale CA) Perlman Stephen G. (Mountain View CA) Masterson Anthony D. (Cupertino CA), Apparatus for providing output filtering from a frame buffer storing both video and graphics signals.
Bates Cary L. (Rochester MN) Cragun Brian J. (Rochester MN) Donovan Robert J. (Rochester MN) Jaaskelainen William (Oronoco MN) Ryan Jeffrey M. (Byron MN) Striemer Bryan L. (Zumbrota MN), Aural position indicating mechanism for viewable objects.
Larson Michael Kerry ; McDonald Timothy James, Circuits systems and methods for managing data requests between memory subsystems operating in response to multiple address formats.
Marlton Anthony P. (Essex GBX) Fielder Dennis A. (Cambridge GBX) Halstead ; deceased Victor G. (late of Essex GBX by Susan Halstead ; administrator ) Stockill Trevor R. (Essex GBX), Computer based display system allowing mixing and windowing of graphics and video.
Gulick Dale ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system and method for transferring commands and data to a dedicated multimedia engine.
Gulick Dale E. (Austin TX) Lambrecht Andy (Austin TX) Webb Mike (Austin TX) Hewitt Larry (Austin TX) Barnes Brian (Round Rock TX), Computer system and method having a dedicated multimedia engine and including separate command and data paths.
Mergard James Oliver ; Quimby Michael S. ; Wakeland Carl K., Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having a dedicated multimedia engine and multimedia memory having arbitration logic which grants main me.
Melo Maria L. ; Deschepper Todd ; Wilson Jeffrey T., Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having separate digital and analog system chips for improved performance.
Salbaum Helmut,DEX ; Bauer Harald,DEX ; Fruhwald Friedrich,DEX, D.M.A. controller that determines whether the mode of operation as either interrupt or D.M.A. via single control line.
Boyce Jill M. (Manalapan NJ) Pearlstein Larry (Newton PA), Digital video decoder for decoding digital high definition and/or digital standard definition television signals.
Sitaraman Aravind ; Hosseini Houshang Nayeb ; Chu Jie ; Thomas Leslie Alan ; Zhang Shujin, Distributed architecture allowing local user authentication and authorization.
Werner Ross G. (Woodside CA) Ryherd Eric L. (Brookline NH), Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of disp.
Alexander G. MacInnis ; Chengfuh Jeffrey Tang ; Xiaodong Xie ; James T. Patterson ; Greg A. Kranawetter, Graphics display system with color look-up table loading mechanism.
MacInnis Alexander G. ; Tang Chengfuh Jeffrey ; Xie Xiaodong ; Patterson James T. ; Kranawetter Greg A., Graphics display system with unified memory architecture.
Dye, Thomas A.; Geiger, Peter D.; Alvarez, II, Manuel J., Graphics system and method for rendering independent 2D and 3D objects using pointer based display list video refresh operations.
Van Hook Timothy J. ; Cheng Howard H. ; DeLaurier Anthony P. ; Gossett Carroll P. ; Moore Robert J. ; Shepard Stephen J. ; Anderson Harold S. ; Princen John ; Doughty Jeffrey C. ; Pooley Nathan F. ; , High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing.
Shibata Hideaki (Osaka JPX) Bannai Tatsushi (Sakai JPX), High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the com.
Lum Sanford S.,CAX ; Chen Keping,CAX ; Wong Samuel L. C.,CAX ; Bennett Dwayne R.,CAX ; Alford Michael A.,CAX, Host CPU independent video processing unit.
Borrel Paul ; Cheng Keh-Shin Fu ; Menon Jai Prakash ; Rossignac Jaroslaw Roman, Hotlinks between an annotation window and graphics window for interactive 3D graphics.
Alexander Thomas (Seattle WA) Kim Yongmin (Seattle WA) Park Hyunwook (Seattle WA) Eo Kil-Su (Seattle WA) Jong Jing-Ming (Seattle WA), Imaging and graphics processing system.
Miyuki Enokida JP; Tadashi Yoshida ; Kunihiro Yamamoto JP, Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results.
Rhodes Kenneth E. (Portland OR) Adams Robert T. (Lake Oswego OR) Janes Sherman (Portland OR) Coelho Rohan G. F. (Hillsboro OR), Integrated graphics and video computer display system.
Fandrianto Jan ; Martin Bryan R. ; Neubauer Doug G. ; Tran Duat H. ; Cressa Matthew D. ; Soemedi Arijanto, Integrated multimedia communications processor and codec.
Crochiere Ronald Eldon (Chatham NJ) Rabiner Lawrence Richard (Berkeley Heights NJ), Interpolation-decimation circuit for increasing or decreasing digital sampling frequency.
Nachtergaele Lode J.M.,BEX ; Catthoor Francky,BEX ; Kapoor Bhanu ; Janssens Stefan,BEX, Low power video decoder system with block-based motion compensation.
Carini Richard P. (Kingston NY) Donnelly James A. (West Hurley NY) Ellis ; Jr. Joseph J. (West Hurley NY) Lanzoni Thomas P. (Kingston NY), Merged data storage panel display.
Kelley Michael (San Mateo CA) Winner Stephanie (Santa Clara CA) Mighdoll Lee (Palo Alto CA), Method and apparatus for approximating a value between two endpoint values in a three-dimensional image rendering device.
Jouppi Norman P. ; McCormack Joel J. ; Chang Chun-Fa, Method and apparatus for compositing colors of images with memory constraints for storing pixel data.
Rhodes Ken (Portland OR) Coelho Rohan (Hillsboro OR) Frank Davis (Beaverton OR) Bender Blake (Beaverton OR), Method and apparatus for displaying an image in a windowed environment.
Gough Michael L. (Ben Lomond CA) Venolia Daniel S. (Foster City CA) Gilley Thomas S. (Pleasanton CA) Robbins Greg M. (Cupertino CA) Hansen ; Jr. Daniel J. (Cupertino CA) Oswal Abhay (Fremont CA) Tam , Method and apparatus for displaying an overlay image.
Dilliplane Stephen C. ; Lavelle Gary J. ; Maino James G. ; Selvaggi Richard J. ; Tseng Jack, Method and apparatus for displaying multiple windows on a display monitor.
Mills Karl Scott ; Holmes Jeffrey Michael ; Bonnelycke Mark Emil ; Owen Richard Charles Andrew, Method and apparatus for executing a raster operation in a graphics controller circuit.
Garrison John Michael ; Wilson Gale Arthur, Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered li.
Gough Michael L. ; MacDougald Joseph J. ; Venolia Daniel S. ; Gilley Thomas S. ; Robbins Greg M. ; Hansen ; Jr. Daniel J. ; Oswal Abhay, Method and apparatus for providing translucent images on a computer display.
Chow Paul,CAX ; Mizuyabu Carl K.,CAX ; Swan Philip L.,CAX ; Porter Allen J.C.,CAX ; Wang Chun,CAX, Method and apparatus for storing and displaying video image data in a video graphics system.
Yokota Teppei (Chiba JPX) Aramaki Junichi (Chiba JPX) Kihara Nobuyuki (Tokyo JPX), Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal be.
King Sherman T. (San Francisco CA) Lee Tommy C. (Danville CA) Wang Niantsu (Milpitas CA) Chu Yen-Fah (San Jose CA) Kimura Scott A. (San Jose CA) Hwang Guorjuh T. (Milpitas CA), Multimedia overlay system for graphics and video.
Ogrinc Michael A. (San Francisco CA) Card Robert A. (Palo Alto CA) Burns Chris R. (Mountain View CA) Clarke Charles P. (Los Altos CA) Collier Ronda L. (Scotts Valley CA) Collins Kevin M. (San Mateo C, Real time video image processing system.
Fielder Dennis (Linton GBX) Derbyshire James (Willingham GBX) Gillingham Peter (Kanata CAX) Torrance Randy (Ottawa CAX) O\Connell Cormac (Kanata CAX), Single chip frame buffer and graphics accelerator.
Crinon Regis J. ; Sezan Muhammed Ibrahim, Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes.
Ke Ligang ; Lutz Juergen M., System and method for utilizing a two-dimensional adaptive filter for reducing flicker in interlaced television images converted from non-interlaced computer graphics data.
Priem Curtis ; Rosenthal David S. H., System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO.
Volk Patrick Michael (Kirkland WA) Robin Michael Breed (Redmond WA) Thorne ; III Edwin (Seattle WA) Kapell JoGene (Bellevue WA), Systems and methods for a customizable sprite-based graphical user interface.
Washington Emanuel ; Perkins Mike ; Johnson Brian ; How Stephen ; Daines Nolan ; Ayers Tom ; Vertrees Keith, Transport stream decoder/demultiplexer for hierarchically organized audio-video streams.
Toft Annette Hanne,DKX ; Marcher Dorthe,DKX ; Pedersen Hanne H.o slashed.st,DKX ; Nilsson Thomas Erik,DKX, Use of an .alpha.-amylase modified to improve oxidation stability in a combined desizing and bleaching process.
Reinert Christopher L. (Plano TX) Sharma Sudhir (Plano TX) Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Video processing apparatus systems and methods.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.