Rectified switching of two-terminal memory via real time filament formation
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-047/00
H01L-045/00
출원번호
US-0756518
(2013-01-31)
등록번호
US-9112145
(2015-08-18)
발명자
/ 주소
Lu, Wei
Jo, Sung Hyun
출원인 / 주소
Crossbar, Inc.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
0인용 특허 :
122
초록▼
Providing for rectified-switching of a two-terminal solid state memory cell is described herein. By way of example, the subject disclosure provides a solid state device exhibiting rectified resistive switching characteristics that can be fabricated with semiconductor fabrication techniques. The soli
Providing for rectified-switching of a two-terminal solid state memory cell is described herein. By way of example, the subject disclosure provides a solid state device exhibiting rectified resistive switching characteristics that can be fabricated with semiconductor fabrication techniques. The solid state device can comprise a metal ion layer adjacent to an electrically resistive diffusion layer, which is at least in part permeable to conductive ions of the metal ion layer. A pair of electrodes can be placed, respectively, on opposite sides of the adjacent ion layer and electrically resistive diffusion layer to facilitate operating on the two-terminal solid state memory cell. In operation, a program voltage induces conductive ions to form a semi-stable conductive filament within the diffusion layer, which partially deforms in response to reduction in the program voltage. A suitable rectifier voltage re-establishes electrical conductivity, with much lower electrical conductivity for voltages lower than the rectifier voltage.
대표청구항▼
1. A solid state memory cell, comprising: a first electrical conductor that forms a layer of the solid state memory cell;an electrically resistive diffusive medium that forms a second layer of the solid state memory cell; anda second electrical conductor that forms a third layer of the solid state m
1. A solid state memory cell, comprising: a first electrical conductor that forms a layer of the solid state memory cell;an electrically resistive diffusive medium that forms a second layer of the solid state memory cell; anda second electrical conductor that forms a third layer of the solid state memory cell; wherein: ions of the first electrical conductor are at least in part mobile within the electrically resistive diffusive medium,a conductive path is formed through the diffusive medium between the first electrical conductor and the second electrical conductor in response to application of an electric field across the diffusive medium, andthe conductive path partially diffuses within the diffusive medium forming a diffused path in response to a decrease in magnitude of the electric field, the diffused path having an electrical resistance substantially higher than that of the conductive path. 2. The solid state memory cell of claim 1, wherein the diffused path and the electrically resistive diffusive medium have substantially equivalent electrical resistance. 3. The solid state memory cell of claim 1, wherein the conductive path further comprising: a stable region having a relatively high density of the ions; anda semi-stable region having a relatively low density of the ions. 4. The solid state memory cell of claim 3, wherein the semi-stable region comprises a relatively thin filament of conductive ions facilitating electrical conductivity to the second electrical conductor within the diffusive medium. 5. The solid state memory cell of claim 3, wherein the semi-stable region is at least in part unformed, breaking the conductive path and yielding the substantially higher electrical resistance of the diffused path relative to the conductive path, in response to the decrease in magnitude of the electric field. 6. The solid state memory cell of claim 3, wherein: the semi-stable region partially deforms, producing the diffused path from the conductive path, in response to the electric field dropping below a reformation voltage; andthe semi-stable region reforms, substantially re-creating the conductive path out of the diffused path, in response to the electric field increasing above the reformation voltage. 7. The solid state memory cell of claim 3, wherein the semi-stable region is substantially unformed in response to a bias voltage of opposite polarity to the electric field, removing a greater portion of the conductive path than is removed in conjunction with forming the diffused path, and further wherein the conductive path is reformed in response to reapplication of the electric field at substantially a programming voltage of the solid state memory cell. 8. The solid state memory cell of claim 1, further comprising a non-diffusive electrical insulator adjacent to the electrically resistive diffusive medium that inhibits diffusion of the conductive path within a volume of the solid state memory cell occupied by the non-diffusive electrical insulator. 9. The solid state memory cell of claim 8, wherein the non-diffusive electrical insulator circumscribes the electrically resistive diffusive medium creating a diffusion region bound by a non-diffusion region, the conductive path being substantially confined to the diffusion region and wherein the non-diffusive electrical insulator can comprise at least one of: a width selected from between about 5 nanometers (nm) and about 50 nm; ora height selected from between about 5 nm and about 100 nm. 10. The solid state memory cell of claim 1, wherein the electrically resistive diffusive medium is formed of silicon, a silicon compound, an oxide or a chalcogenide that is at least in part porous with respect to the ions of the first electrical conductor. 11. The solid state memory cell of claim 10, wherein the silicon compound is a silicon oxygen compound or a silicon germanium compound. 12. The solid state memory cell of claim 1, wherein the first electrical conductor is comprised of at least one of: silver or copper ions, a silver compound or a copper compound. 13. The solid state memory cell of claim 1, wherein the electrically resistive diffusive layer is selected from a range of about 50 nanometers thick to about 30 nanometers thick. 14. The solid state memory cell of claim 1, having a lateral dimension of about 350 nanometers or less. 15. An electronic device comprising an electronic memory unit, the electronic memory unit comprising one or more arrays of solid state memory cells configured to store digital information, the solid state memory cells comprising: a pair of electrodes respectively configured to conduct electricity at a first electrical resistance;an insulator configured to conduct electricity at a second electrical resistance that is two or more orders of magnitude greater than the first electrical resistance; anda semi-stable conductive filament within a portion of the insulator having a low resistance stable state and a high resistance stable state, wherein: the semi-stable conductive filament is in the low resistance stable state in response to a bias at the pair of electrodes greater than or equal to a reformation bias, andthe semi-stable conductive filament is in the high resistance stable state in response to a bias at the pair of electrodes smaller than the reformation bias and greater than zero. 16. The electronic device of claim 15, the semi-stable conductive filament reverts to a stable high resistance state in response to a negative bias, the stable high resistance state having the high resistance in response to a bias less than a program bias greater than the read bias. 17. The electronic device of claim 16, application of the read bias restores the semi-stable conductive filament having the low resistance stable state and the high resistance unstable state.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (122)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.