최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
DataON 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Edison 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Kafe 바로가기국가/구분 | United States(US) Patent 등록 |
---|---|
국제특허분류(IPC7판) |
|
출원번호 | US-0591141 (2012-08-21) |
등록번호 | US-9117050 (2015-08-25) |
발명자 / 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 | 피인용 횟수 : 1 인용 특허 : 531 |
A semiconductor device includes conductive features that are each defined within any one gate level channel that is uniquely associated with and defined along one of a number of parallel gate electrode tracks. The conductive features form gate electrodes of first and second PMOS transistor devices,
A semiconductor device includes conductive features that are each defined within any one gate level channel that is uniquely associated with and defined along one of a number of parallel gate electrode tracks. The conductive features form gate electrodes of first and second PMOS transistor devices, and first and second NMOS transistor devices. The gate electrodes of the first PMOS and first NMOS transistor devices extend along a first gate electrode track. The gate electrodes of the second PMOS and second NMOS transistor devices extend along a second gate electrode track. A first set of interconnected conductors electrically connect the gate electrodes of the first PMOS and second NMOS transistor devices. A second set of interconnected conductors electrically connect the gate electrodes of the second PMOS and first NMOS transistor devices. The first and second sets of interconnected conductors traverse across each other within different levels of the semiconductor device.
1. An integrated circuit, comprising: a gate electrode level region having a number of adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first dir
1. An integrated circuit, comprising: a gate electrode level region having a number of adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first direction, wherein each of the number of adjacently positioned gate electrode feature layout channels includes at least one gate level feature, each gate level feature having a first end located adjacent to a first line end spacing and a second end located adjacent to a second line end spacing, wherein each gate level feature forms an electrically conductive path extending between its first and second ends,wherein the gate electrode level region includes a first gate level feature that forms a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type,wherein the gate electrode level region includes a second gate level feature that forms a gate electrode of a second transistor of the first transistor type, wherein any transistor having its gate electrode formed by the second gate level feature is of the first transistor type,wherein the gate electrode level region includes a third gate level feature that forms a gate electrode of a second transistor of the second transistor type, wherein any transistor having its gate electrode formed by the third gate level feature is of the second transistor type,wherein the gate electrode of the second transistor of the second transistor type is substantially co-aligned with the gate electrode of the second transistor of the first transistor type along a first common line of extent in the first direction, and wherein the third gate level feature is separated from the second gate level feature by a first line end spacing as measured in the first direction,wherein the gate electrode level region includes a fourth gate level feature that forms a gate electrode of a third transistor of the first transistor type, wherein any transistor having its gate electrode formed by the fourth gate level feature is of the first transistor type,wherein the gate electrode level region includes a fifth gate level feature that forms a gate electrode of a third transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fifth gate level feature is of the second transistor type,wherein the gate electrode of the third transistor of the second transistor type is substantially co-aligned with the gate electrode of the third transistor of the first transistor type along a second common line of extent in the first direction, and wherein the fifth gate level feature is separated from the fourth gate level feature by a second line end spacing as measured in the first direction,wherein the gate electrode level region includes a sixth gate level feature that forms a gate electrode of a fourth transistor of the first transistor type and a gate electrode of a fourth transistor of the second transistor type,wherein the gate electrodes of the second and third transistors of the first transistor type are positioned between the gate electrodes of the first and fourth transistors of the first transistor type in the second direction, andwherein the gate electrodes of the second and third transistors of the second transistor type are positioned between the gate electrodes of the first and fourth transistors of the second transistor type in the second direction;a first gate contact defined to physically contact the second gate level feature;a second gate contact defined to physically contact the third gate level feature;a third gate contact defined to physically contact the fourth gate level feature;a fourth gate contact defined to physically contact the fifth gate level feature; andwherein the first, second, third, and fourth transistors of the first transistor type are collectively separated from the first, second, third, and fourth transistors of the second transistor type by an inner portion of the gate electrode level region,wherein first, second, third, and fourth gate contacts are respectively positioned over the inner portion of the gate electrode level region,wherein the second and third gate contacts are offset from each other in the first direction, andwherein either a) the first and third gate contacts are offset from each other in the first direction, or b) the second and fourth gate contacts are offset from each other in the first direction. 2. An integrated circuit as recited in claim 1, wherein the gate electrodes of the first, second, third, and fourth transistors of the first transistor type are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two of the gate electrodes of the first, second, third, and fourth transistors of the first transistor type is substantially equal to an integer multiple of the gate pitch, and wherein the gate electrodes of the first, second, third, and fourth transistors of the second transistor type are positioned according to the gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two of the gate electrodes of the first, second, third, and fourth transistors of the second transistor type is substantially equal to an integer multiple of the gate pitch. 3. An integrated circuit as recited in claim 2, wherein the gate electrode level region includes a seventh gate level feature that forms a gate electrode of a fifth transistor of the first transistor type and a gate electrode of a fifth transistor of the second transistor type. 4. An integrated circuit as recited in claim 3, wherein all gate level features within the gate electrode level region are linear shaped and extend lengthwise in the first direction. 5. An integrated circuit as recited in claim 4, wherein the gate electrode level region includes an eighth gate level feature that does not form a gate electrode of a transistor, the eighth gate level feature positioned such that a distance as measured in the second direction between a first-direction-oriented centerline of the eighth gate level feature and a first-direction-oriented centerline of a gate electrode of a transistor within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 6. An integrated circuit as recited in claim 1, wherein the second gate level feature has an extension distance extending away from the first gate contact in the first direction away from the gate electrode of the second transistor of the first transistor type, wherein the third gate level feature has an extension distance extending away from the second gate contact in the first direction away from the gate electrode of the second transistor of the second transistor type,wherein the fourth gate level feature has an extension distance extending away from the third gate contact in the first direction away from the gate electrode of the third transistor of the first transistor type,wherein the fifth gate level feature has an extension distance extending away from the fourth gate contact in the first direction away from the gate electrode of the third transistor of the second transistor type, andwherein at least two of the extension distances of the second, third, fourth, and fifth gate level features are different. 7. An integrated circuit as recited in claim 6, wherein two of the second, third, fourth, and fifth gate level features has a different length as measured in the first direction. 8. An integrated circuit as recited in claim 7, wherein all gate electrodes within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two gate electrodes within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 9. An integrated circuit as recited in claim 8, wherein each gate level feature within the gate electrode level region is linear-shaped. 10. An integrated circuit as recited in claim 9, wherein the gate electrodes of the first and second transistors of the first transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, and wherein the gate electrodes of the second and third transistors of the first transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the third and fourth transistors of the first transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the first and second transistors of the second transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the second and third transistors of the second transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the third and fourth transistors of the second transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines. 11. An integrated circuit as recited in claim 9, further comprising: an interconnect level region formed above the gate electrode level region, wherein the third gate level feature is electrically connected to the fourth gate level feature through an electrical connection that extends through the interconnect level region. 12. An integrated circuit as recited in claim 1, wherein each gate level feature within the gate electrode level region is linear-shaped. 13. An integrated circuit as recited in claim 12, wherein the gate electrodes of the first and second transistors of the first transistor type are separated by a gate pitch as measured in the second direction between their respective lengthwise centerlines, and wherein the gate electrodes of the second and third transistors of the first transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the third and fourth transistors of the first transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the first and second transistors of the second transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the second and third transistors of the second transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines, andwherein the gate electrodes of the third and fourth transistors of the second transistor type are separated by the gate pitch as measured in the second direction between their respective lengthwise centerlines. 14. An integrated circuit as recited in claim 13, wherein all gate level features within the gate electrode level region are positioned according to the gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 15. An integrated circuit as recited in claim 14, wherein the second gate level feature has an extension distance extending away from the first gate contact in the first direction away from the gate electrode of the second transistor of the first transistor type, wherein the third gate level feature has an extension distance extending away from the second gate contact in the first direction away from the gate electrode of the second transistor of the second transistor type,wherein the fourth gate level feature has an extension distance extending away from the third gate contact in the first direction away from the gate electrode of the third transistor of the first transistor type,wherein the fifth gate level feature has an extension distance extending away from the fourth gate contact in the first direction away from the gate electrode of the third transistor of the second transistor type, andwherein at least two of the extension distances of the second, third, fourth, and fifth gate level features are different. 16. An integrated circuit as recited in claim 12, further comprising: an interconnect level region formed above the gate electrode level region, wherein the third gate level feature is electrically connected to the fourth gate level feature through an electrical connection that extends through the interconnect level region. 17. An integrated circuit as recited in claim 16, wherein all gate level features within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of two adjacently placed gate level features within the gate electrode level region is substantially equal to the gate pitch. 18. An integrated circuit as recited in claim 1, wherein a length of the second gate level feature as measured in the first direction is different than a length of the fourth gate level feature as measured in the first direction. 19. An integrated circuit as recited in claim 18, wherein a length of the third gate level feature as measured in the first direction is different than a length of the fifth gate level feature as measured in the first direction. 20. An integrated circuit as recited in claim 19, wherein all gate electrodes within the gate electrode level region are positioned according to a gate pitch such that a distance measured in the second direction between first-direction-oriented centerlines of any two gate electrodes within the gate electrode level region is substantially equal to an integer multiple of the gate pitch. 21. An integrated circuit as recited in claim 20, wherein each gate level feature within the gate electrode level region is linear-shaped. 22. An integrated circuit as recited in claim 21, wherein the gate electrode level region includes a seventh gate level feature that does not form a gate electrode of a transistor. 23. An integrated circuit as recited in claim 22, wherein the second and third transistors of the first transistor type share a first diffusion region of a first diffusion type, wherein the second and third transistors of the second transistor type share a first diffusion region of a second diffusion type, andwherein the first diffusion region of the first diffusion type is electrically connected to the first diffusion region of the second diffusion type. 24. A method for creating a layout of an integrated circuit, comprising: operating a computer to define a gate electrode level region having a number of adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first direction, wherein each of the number of adjacently positioned gate electrode feature layout channels includes at least one gate level feature, each gate level feature having a first end located adjacent to a first line end spacing and a second end located adjacent to a second line end spacing, wherein each gate level feature forms an electrically conductive path extending between its first and second ends,wherein the gate electrode level region includes a first gate level feature that forms a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type,wherein the gate electrode level region includes a second gate level feature that forms a gate electrode of a second transistor of the first transistor type, wherein any transistor having its gate electrode formed by the second gate level feature is of the first transistor type,wherein the gate electrode level region includes a third gate level feature that forms a gate electrode of a second transistor of the second transistor type, wherein any transistor having its gate electrode formed by the third gate level feature is of the second transistor type,wherein the gate electrode of the second transistor of the second transistor type is substantially co-aligned with the gate electrode of the second transistor of the first transistor type along a first common line of extent in the first direction, and wherein the third gate level feature is separated from the second gate level feature by a first line end spacing as measured in the first direction,wherein the gate electrode level region includes a fourth gate level feature that forms a gate electrode of a third transistor of the first transistor type, wherein any transistor having its gate electrode formed by the fourth gate level feature is of the first transistor type,wherein the gate electrode level region includes a fifth gate level feature that forms a gate electrode of a third transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fifth gate level feature is of the second transistor type,wherein the gate electrode of the third transistor of the second transistor type is substantially co-aligned with the gate electrode of the third transistor of the first transistor type along a second common line of extent in the first direction, and wherein the fifth gate level feature is separated from the fourth gate level feature by a second line end spacing as measured in the first direction,wherein the gate electrode level region includes a sixth gate level feature that forms a gate electrode of a fourth transistor of the first transistor type and a gate electrode of a fourth transistor of the second transistor type,wherein the gate electrodes of the second and third transistors of the first transistor type are positioned between the gate electrodes of the first and fourth transistors of the first transistor type in the second direction, andwherein the gate electrodes of the second and third transistors of the second transistor type are positioned between the gate electrodes of the first and fourth transistors of the second transistor type in the second direction;operating a computer to define a first gate contact defined to physically contact the second gate level feature;operating a computer to define a second gate contact defined to physically contact the third gate level feature;operating a computer to define a third gate contact defined to physically contact the fourth gate level feature;operating a computer to define a fourth gate contact defined to physically contact the fifth gate level feature; andwherein the first, second, third, and fourth transistors of the first transistor type are collectively separated from the first, second, third, and fourth transistors of the second transistor type by an inner portion of the gate electrode level region,wherein first, second, third, and fourth gate contacts are respectively positioned over the inner portion of the gate electrode level region,wherein the second and third gate contacts are offset from each other in the first direction, andwherein either a) the first and third gate contacts are offset from each other in the first direction, or b) the second and fourth gate contacts are offset from each other in the first direction. 25. A computer readable medium having program instructions stored thereon for generating a layout of an integrated circuit, comprising: program instructions for defining a gate electrode level region having a number of adjacently positioned gate electrode feature layout channels, each gate electrode feature layout channel extending lengthwise in a first direction and widthwise in a second direction perpendicular to the first direction, wherein each of the number of adjacently positioned gate electrode feature layout channels includes at least one gate level feature, each gate level feature having a first end located adjacent to a first line end spacing and a second end located adjacent to a second line end spacing, wherein each gate level feature forms an electrically conductive path extending between its first and second ends,wherein the gate electrode level region includes a first gate level feature that forms a gate electrode of a first transistor of a first transistor type and a gate electrode of a first transistor of a second transistor type,wherein the gate electrode level region includes a second gate level feature that forms a gate electrode of a second transistor of the first transistor type, wherein any transistor having its gate electrode formed by the second gate level feature is of the first transistor type,wherein the gate electrode level region includes a third gate level feature that forms a gate electrode of a second transistor of the second transistor type, wherein any transistor having its gate electrode formed by the third gate level feature is of the second transistor type,wherein the gate electrode of the second transistor of the second transistor type is substantially co-aligned with the gate electrode of the second transistor of the first transistor type along a first common line of extent in the first direction, and wherein the third gate level feature is separated from the second gate level feature by a first line end spacing as measured in the first direction,wherein the gate electrode level region includes a fourth gate level feature that forms a gate electrode of a third transistor of the first transistor type, wherein any transistor having its gate electrode formed by the fourth gate level feature is of the first transistor type,wherein the gate electrode level region includes a fifth gate level feature that forms a gate electrode of a third transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fifth gate level feature is of the second transistor type,wherein the gate electrode of the third transistor of the second transistor type is substantially co-aligned with the gate electrode of the third transistor of the first transistor type along a second common line of extent in the first direction, and wherein the fifth gate level feature is separated from the fourth gate level feature by a second line end spacing as measured in the first direction,wherein the gate electrode level region includes a sixth gate level feature that forms a gate electrode of a fourth transistor of the first transistor type and a gate electrode of a fourth transistor of the second transistor type,wherein the gate electrodes of the second and third transistors of the first transistor type are positioned between the gate electrodes of the first and fourth transistors of the first transistor type in the second direction, andwherein the gate electrodes of the second and third transistors of the second transistor type are positioned between the gate electrodes of the first and fourth transistors of the second transistor type in the second direction;program instructions for defining a first gate contact defined to physically contact the second gate level feature;program instructions for defining a second gate contact defined to physically contact the third gate level feature;program instructions for defining a third gate contact defined to physically contact the fourth gate level feature;program instructions for defining a fourth gate contact defined to physically contact the fifth gate level feature; andwherein the first, second, third, and fourth transistors of the first transistor type are collectively separated from the first, second, third, and fourth transistors of the second transistor type by an inner portion of the gate electrode level region,wherein first, second, third, and fourth gate contacts are respectively positioned over the inner portion of the gate electrode level region,wherein the second and third gate contacts are offset from each other in the first direction, andwherein either a) the first and third gate contacts are offset from each other in the first direction, or b) the second and fourth gate contacts are offset from each other in the first direction.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.