Electronic apparatus and methods of forming the electronic apparatus include a gallium lanthanide oxide film for use in a variety of electronic systems. The gallium lanthanide oxide film may be structured as one or more monolayers. The gallium lanthanide oxide film may be formed using atomic layer d
Electronic apparatus and methods of forming the electronic apparatus include a gallium lanthanide oxide film for use in a variety of electronic systems. The gallium lanthanide oxide film may be structured as one or more monolayers. The gallium lanthanide oxide film may be formed using atomic layer deposition.
대표청구항▼
1. An electronic device comprising: a substrate;a dielectric layer in an integrated circuit on the substrate, the dielectric layer containing a number of oxide films, including a gallium lanthanide oxide film, and a lanthanide oxide film, and an insulating metal oxide layer whose metal is different
1. An electronic device comprising: a substrate;a dielectric layer in an integrated circuit on the substrate, the dielectric layer containing a number of oxide films, including a gallium lanthanide oxide film, and a lanthanide oxide film, and an insulating metal oxide layer whose metal is different from lanthanides and gallium, the number of oxide films structured as monolayers; anda silicon oxide interface layer between the substrate and the dielectric layer. 2. The electronic device of claim 1, wherein the dielectric layer is disposed on a silicon germanium layer. 3. The electronic device of claim 2, wherein the silicon germanium layer includes a strained Si0.74Ge0.26 layer. 4. The electronic device of claim 1, wherein the dielectric layer is disposed on a silicon germanium layer with a silicon layer separating the dielectric layer from the silicon germanium layer. 5. The electronic device of claim 1, wherein the gallium lanthanide oxide film includes GaOx(LnOy) layer. 6. The electronic device of claim 1, wherein the gallium lanthanide oxide film includes a Ga2O3(Gd2O3) layer. 7. The electronic device of claim 1, wherein the gallium lanthanide oxide film includes a Gd3Ga5O12 layer. 8. The electronic device of claim 1, wherein the gallium lanthanide oxide film includes a composite of gallium, gadolinium, and oxygen. 9. The electronic device of claim 1, wherein the gallium lanthanide oxide film includes the gallium lanthanide oxide film in a nanolaminate. 10. The electronic device of claim 1, wherein the electronic device includes a transistor having the dielectric layer as a gate insulator of the transistor. 11. The electronic device of claim 1, wherein the electronic device includes a silicon CMOS transistor having the dielectric layer as a gate insulator. 12. The electronic device of claim 1, wherein the electronic device includes a silicon germanium CMOS transistor having the dielectric layer as a gate insulator. 13. The electronic device of claim 1, wherein the electronic device includes a floating gate transistor having the dielectric layer as a floating gate insulator of the floating gate transistor. 14. The electronic device of claim 1, wherein the electronic device includes a memory having the dielectric layer configured as a nanolaminate in the memory. 15. The electronic device of claim 1, wherein the electronic device includes a conductive path to a conductive layer on and contacting the dielectric layer to provide a signal to the conductive layer to operate in an electronic system. 16. An electronic device comprising: a source region and a drain region, separated by a channel;a gate located over the channel;a dielectric between the channel and the gate, the dielectric containing a number of oxide films, including a gallium lanthanide oxide film, and a lanthanide oxide film, and an insulating metal oxide layer whose metal is different from lanthanides and gallium, the number of oxide films structured as monolayers; anda silicon oxide interface layer between the channel and the dielectric layer. 17. The electronic device of claim 16, wherein the channel includes epitaxial strained SiGe. 18. The electronic device of claim 16, wherein the channel includes epitaxial SiGe formed over a substrate. 19. The electronic device of claim 18, wherein the channel includes epitaxial silicon formed over the epitaxial SiGe. 20. The electronic device of claim 19, wherein the epitaxial silicon is less than half a thickness the epitaxial SiGe. 21. The electronic device of claim 20, further including an interfacial oxide between the epitaxial SiGe and the dielectric. 22. The electronic device of claim 16, wherein the channel is a p-type channel. 23. The electronic device of claim 16, wherein the channel is an n-type channel. 24. An electronic device comprising: a source region and a drain region, separated by a channel;a floating gate located over the channel;a dielectric layer between the channel region and the floating gate, the dielectric layer containing a number of oxide films, including a gallium lanthanide oxide film, and a lanthanide oxide film, and an insulating metal oxide layer whose metal is different from lanthanides and gallium, the number of oxide films structured as monolayers;a silicon oxide interface layer between the channel region and the dielectric layer;a control gate; anda floating gate dielectric between the control gate and the floating gate. 25. The electronic device of claim 24, wherein the channel is a silicon channel. 26. The electronic device of claim 24, wherein the channel is a SiGe channel. 27. The electronic device of claim 24, wherein the channel includes epitaxial strained SiGe.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (172)
Ahn,Kie Y.; Forbes,Leonard, ALD of amorphous lanthanide doped TiOfilms.
Yoshihide Senzaki ; Arthur Kenneth Hochberg ; David Allen Roberts ; John Anthony Thomas Norman ; Glenn Baldwin Alers ; Robert McLemore Fleming, Deposition and annealing of multicomponent ZrSnTi and HfSnTi oxide thin films using solventless liquid mixture of precursors.
Marsh,Eugene; Vaartstra,Brian; Castrovillo,Paul J.; Basceri,Cem; Derderian,Garo J.; Sandhu,Gurtej S., Deposition methods with time spaced and time abutting precursor pulses.
Yu, Bin; Wu, David, Formation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation.
Lawrence A. Clevenger ; Louis L. Hsu ; Carl J. Radens ; Joseph F. Shepard, Jr., High dielectric constant materials forming components of DRAM storage cells.
Clevenger, Lawrence A.; Hsu, Louis L.; Radens, Carl J.; Shepard, Jr., Joseph F., High dielectric constant materials forming components of DRAM such as deep-trench capacitors and gate dielectric (insulators) for support circuits.
Ballantine, Arne W.; Buchanan, Douglas A.; Cartier, Eduard A.; Coolbaugh, Douglas D.; Gousev, Evgeni P.; Okorn-Schmidt, Harald F., High-dielectric constant insulators for FEOL capacitors.
Fazan Pierre C. (Boise ID) Rhodes Howard E. (Boise ID) Dennison Charles H. (Boise ID) Liu Yauh-Ching (Boise ID), Method of making stacked surrounding reintrant wall capacitor.
Liang Gi Yao TW; Ming Fang Wang TW; Shih Chang Chen TW; Mong Song Liang TW, Methods to create high-k dielectric gate electrodes with backside cleaning.
Wenzel James F. ; DeHaven Robert K. ; Marietta Bryan D. ; Johnston James P., Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces.
Wang, Ming-Fang; Chen, Chien-Hao; Yao, Liang-Gi; Chen, Shih-Chang, Process for integration of a high dielectric constant gate insulator layer in a CMOS device.
Snyder, John P.; Larson, John M., Transistor having high dielectric constant gate insulating layer and source and drain forming Schottky contact with substrate.
Ramakrishnan E. S. (Albuquerque) Cornett Kenneth D. (Albuquerque) Howng Wei-Yean (Albuquerque NM), Voltage variable capacitor having amorphous dielectric film.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.