System and method for acceleration effect correction using turbo-encoded data with cyclic redundancy check
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03M-013/09
H03M-013/29
H04L-001/00
출원번호
US-0073950
(2013-11-07)
등록번호
US-9130595
(2015-09-08)
발명자
/ 주소
Fleizach, Gregory K.
Lau, Gary
출원인 / 주소
THE UNITED STATES OF AMERICA AS REPRESENTED BY THE SECRETARY OF THE NAVY
대리인 / 주소
Spawar Systems Center Pacific
인용정보
피인용 횟수 :
0인용 특허 :
7
초록▼
A method involves receiving at least one analog signal from a transmitter, converting the analog signal to digital waveform data representing the analog signal and storing the digital waveform data in a first memory storage area. The digital waveform data includes cyclic redundancy check (CRC) error
A method involves receiving at least one analog signal from a transmitter, converting the analog signal to digital waveform data representing the analog signal and storing the digital waveform data in a first memory storage area. The digital waveform data includes cyclic redundancy check (CRC) error-checking code and informational message data, and is modulated by an unknown frequency rate parameter. A chirp adjustment function is performed that includes multiplying the digital waveform data by a non-linear data array to correct for the unknown frequency rate parameter. An error-checking function is performed using the CRC error-checking code. If an error is found, the method involves iteratively performing the chirp adjustment function and the error-checking function. The method may be implemented in a receiver in a mobile communications system to correct for acceleration effects of the receiver.
대표청구항▼
1. A method comprising the steps of: receiving at least one analog signal from a transmitter;converting the analog signal to digital waveform data representing the analog signal and storing the digital waveform data in a first memory storage area, wherein the digital waveform data includes cyclic re
1. A method comprising the steps of: receiving at least one analog signal from a transmitter;converting the analog signal to digital waveform data representing the analog signal and storing the digital waveform data in a first memory storage area, wherein the digital waveform data includes cyclic redundancy check (CRC) error-checking code and informational message data and is modulated by an unknown frequency rate parameter;performing a chirp adjustment function comprising multiplying the digital waveform data by a non-linear data array to correct for the unknown frequency rate parameter;performing an error-checking function using the CRC error-checking code; andif an error is found, iteratively repeating the steps of performing a chirp adjustment function and performing an error-checking function. 2. The method of claim 1, wherein the step of performing a chirp adjustment function further comprises calculating the non-linear data array using the formula ⅇ-2πj(An2)(t2), , where j is an imaginary number, An is a frequency rate proportional to the relative mobile transmitter acceleration value, and t is a time vector spanning the length of the waveform data. 3. The method of claim 2, wherein the step of performing a chirp adjustment function further comprises determining An based on a maximum relative mobile transmitter acceleration value Amax and a maximum number of iterations n. 4. The method of claim 3, wherein if n is exceeded, the method further comprises the step of generating an output message that no signal was present. 5. The method of claim 1 further comprising the step of performing a de-spreading calculation comprising modulo-2 addition on the digital waveform data by a known spreading code value. 6. A method comprising the steps of: configuring first circuitry to convert at least one analog signal received, at a receiver, from a mobile transmitter to digital waveform data representing the analog signal, wherein the digital waveform data includes CRC error-checking code and informational message data and is modulated by an unknown frequency rate parameter;configuring a first memory storage area to store the digital waveform data;configuring second circuitry to perform a chirp adjustment function comprising multiplying the digital waveform data by a non-linear data array to correct for the unknown frequency rate parameter caused by an acceleration effect on of one of the mobile transmitter and the receiver;configuring third circuitry to perform a de-spreading calculation on the chirp adjusted digital waveform data to create a de-spread digital signal;configuring fourth circuitry to form a demodulating phase lock loop to generate a first demodulated output signal having an output phase related to an input phase of the digital waveform data;configuring fifth circuitry to invert the first demodulated output signal to create a second demodulated output signal to account for unknown phase data value;configuring sixth circuitry to perform a forward error correction (FEC) decoding algorithm on the first demodulated output signal and the second demodulated output signal;configuring seventh circuitry to perform a first error-checking function for the first demodulated output signal and a second error-checking function for the second demodulated output signal and compare the results of the first error-checking function and the results of the second error-checking function to the CRC error-checking code and generate a decision value of incorrect or correct;configuring eighth circuitry to iteratively modify the non-linear data array and apply the non-linear data array to the waveform data if the decision value is incorrect until the decision value is correct; andconfiguring ninth circuitry to output as an output informational message either of the first demodulated output signal and the second demodulated output signal which results in the decision value as correct. 7. The method of claim 6, wherein the step of configuring circuitry to perform a chirp adjustment function further includes the step of configuring the second circuitry to calculate the non-linear data array using the formula ⅇ-2πj(An2)(t2), where j is an imaginary number, An is a frequency rate proportional to the relative mobile transmitter acceleration value, and t is a time vector spanning the length of the waveform data. 8. The method of claim 7, wherein the ninth circuitry is further configured to form a second memory storage area to store a plurality of the non-linear data arrays corresponding to a known range of relative mobile transmitter acceleration values between a minimum relative mobile transmitter acceleration value Amin and a maximum relative mobile transmitter acceleration value Amax. 9. The method of claim 8, further including the step of storing a plurality of frequency rates proportional to relative mobile transmitter acceleration value An, wherein each of the plurality of frequency rates proportional to relative mobile transmitter acceleration value An varies from any other of the plurality of frequency rates proportional to relative mobile transmitter acceleration value An by a set step value. 10. The method of claim 9, further including the step of configuring the second memory storage area to be over-writable during use of the processing component. 11. The method of claim 6, further including the step of configuring third circuitry to perform a de-spreading calculation comprising modulo-2 addition on the digital waveform signal by a known spreading code value. 12. The method of claim 6, wherein the FEC decoding algorithm is selected from a group consisting of turbo decoding, convolutional decoding, concatenated decoding, and Reed-Solomon decoding. 13. The method of claim 6, further including the step of configuring the first memory storage area to be over-writable during use of the processing component. 14. The method of claim 6, wherein the processing component is a field-programmable gate array. 15. A system comprising: a receiver configured to receive at least one analog signal from a mobile transmitter; anda processing component comprising first circuitry configured to convert at least one analog signal received from the mobile transmitter to digital waveform data representing the analog signal, wherein the digital waveform data includes CRC error-checking code, informational message data and is modulated by an unknown frequency rate parameter caused by an acceleration effect on of one of the mobile transmitter and the receiver;a first memory storage area configured to store the digital waveform data;second circuitry configured to perform a chirp adjustment function comprised of multiplying the digital waveform data by a non-linear data array to correct for the unknown frequency rate parameter;third circuitry configured to form a demodulating phase lock loop to generate a first demodulated output signal having an output phase related to an input phase of the waveform data;fourth circuitry configured to invert the first demodulated output signal to create a second demodulated output signal to account for the unknown phase of the received waveform;fifth circuitry configured to perform an FEC decoding algorithm on the first demodulated output signal and the second demodulated output signal;sixth circuitry configured to perform a first error-checking function for the first demodulated output signal and a second error-checking function for the second demodulated output signal and compare the results of the first error-checking function and the results of the second error-checking function to the CRC error-checking code and generate a decision value of incorrect or correct;seventh circuitry configured to iteratively modify the non-linear data array and apply the non-linear data array to the waveform data if the decision value is incorrect until the decision value is correct; andeighth circuitry configured to output at least one of the first demodulated output signal and the second demodulated output signal if the if the decision value is correct. 16. The system of claim 15, wherein the second circuitry is further configured to calculate the non-linear data array using the formula ⅇ-2πj(An2)(t2), where j is an imaginary number, An is a frequency rate proportional to the relative mobile transmitter acceleration value, and t is a time vector spanning the length of the waveform data. 17. The system of claim 16, wherein the processing component further includes ninth circuitry configured to form a second memory storage area to store a plurality of the non-linear data arrays corresponding to a known range of relative mobile transmitter acceleration values between a minimum relative mobile transmitter acceleration value Amin and a maximum relative mobile transmitter acceleration value Amax. 18. The system of claim 17, wherein the known range of relative mobile transmitter acceleration values is at least one known range of relative mobile transmitter acceleration values corresponding to at least one type of active transport vehicle. 19. The system of claim 18, wherein the known range of relative mobile transmitter acceleration values are hard-coded into the processing component. 20. The system of claim 18, wherein at least one known range of relative mobile transmitter acceleration values corresponding to at least one type of active transport vehicle is a plurality of known ranges of relative mobile transmitter acceleration values corresponding to a plurality of types of active transport vehicle.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (7)
Kim,Min Goo; Ha,Sang Hyuck; Heo,Jin Woo, Apparatus and method for controlling an output buffer in a hybrid automatic repeat request (HARQ) mobile communication system.
Kang, Seung Hyun; Oh, Min Seok; Cho, Ki Hyoung; Choi, Jin Soo; Chung, Jae Hoon; Park, Hyung Ho; Chung, Ji Wook, Method and apparatus for turbo encoding.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.