Systems and methods are provided for the embedding of thin chips. A well region is generated in a substrate that includes a conductive material disposed on a flexible polymer. The standoff well region can be generated by pattern the conductive material, where the thin chip is embedded in the standof
Systems and methods are provided for the embedding of thin chips. A well region is generated in a substrate that includes a conductive material disposed on a flexible polymer. The standoff well region can be generated by pattern the conductive material, where the thin chip is embedded in the standoff well region. A cavity can be generated in the polymer layer to form a polymer well region, where the thin chip is embedded in the polymer well region.
대표청구항▼
1. An apparatus comprising: A) a substrate comprising a standoff well region, wherein: the substrate comprises a layer of a first conductive material disposed on a layer of a flexible polymer, wherein the flexible polymer is further stretchable; anda patterned portion of the first conductive materia
1. An apparatus comprising: A) a substrate comprising a standoff well region, wherein: the substrate comprises a layer of a first conductive material disposed on a layer of a flexible polymer, wherein the flexible polymer is further stretchable; anda patterned portion of the first conductive material comprises a standoff bordering a portion of exposed flexible polymer, thereby forming the standoff well region;B) a thin chip disposed within the standoff well region on a portion of the exposed flexible polymer proximate to the standoff; andC) an adhesive material disposed within the standoff well region at a portion of the exposed flexible polymer proximate to the standoff, the thin chip being disposed on the adhesive material proximate the standoff, the adhesive material including a conductive adhesive,wherein a height of the standoff is comparable to a height of the thin chip. 2. The apparatus of claim 1, wherein the adhesive material has a thickness of about 8 μm, about 10 μm, about 12 μm, about 15 μm, about 20 μm, about 25 μm, or about 30 μm. 3. The apparatus of claim 1, wherein the patterned portion of the first conductive material is formed using laser ablation or etching. 4. The apparatus of claim 1, wherein the first conductive material comprises copper, gold, aluminum, or some combination thereof. 5. The apparatus of claim 1, wherein the layer of flexible polymer has a thickness of about 8 μm, about 10 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, about 75 μm, or about 85 μm. 6. The apparatus of claim 1, wherein the layer of first conductive material has a thickness of about 2 μm, about 5 μm, about 8 μm, about 12 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, or about 70 μm. 7. The apparatus of claim 1, wherein the thin chip has a thickness of about 2 μm, about 5 um, about 8 μm, about 12 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, or about 70 μm. 8. The apparatus of claim 1, wherein the thin chip is a thinned chip. 9. The apparatus of claim 8, wherein the thinned chip is formed from a chip that is thinned using an etching process or a grinding process. 10. The apparatus of claim 1, wherein the thin chip is disposed within the standoff well region such that the height of the standoff is greater than or about equal to the height of the thin chip. 11. The apparatus of claim 1, wherein the thin chip is disposed within the standoff well region such that the height of the standoff is less than the height of the thin chip. 12. The apparatus of claim 1, wherein the thin chip includes a layer of first conductive material having a thickness of about 2 μm, about 5 um, about 8 μm, about 12 um, about 15 vim, about 25 um, about 35 pm, about 50 μm, about 60 μm, or about 70 μm. 13. The apparatus of claim 1, further comprising: a polymer sheet disposed over the substrate;at least one via formed through the polymer sheet; anda second conductive material disposed on a portion of the polymer sheet proximate to the at least one via, such that the second conductive material forms an electrical communication with an electrical contact of the thin chip. 14. The apparatus of claim 13, wherein the second conductive material comprises titanium, tungsten, gold, nickel, chromium, or some combination thereof. 15. The apparatus of claim 1, wherein the standoff surrounds a portion of the thin chip. 16. The apparatus of claim 1, wherein the standoff completely surrounds the thin chip. 17. The apparatus of claim 1, wherein a dielectric material is disposed between the standoff and a portion of the thin chip. 18. The apparatus of claim 1, further comprising at least one additional layer disposed on the first conductive material or on the flexible polymer, wherein the at least one additional layer positions the thin chip at a neutral mechanical plane of the apparatus. 19. The apparatus of claim 1, wherein the flexible polymer includes a polyurethane. 20. The apparatus of claim 1, wherein the flexible polymer includes an elastomer or an elastoplastic. 21. The apparatus of claim 20, wherein flexible polymer includes a thermoplastic elastomer. 22. The apparatus of claim 20, wherein the flexible polymer includes a silicone elastomer. 23. The apparatus of claim 1, wherein the standoff includes a plurality of standoffs that define the standoff well region, the standoff configured to border at least three sides of the thin chip. 24. The apparatus of claim 23, wherein the standoff includes at least one gap between the plurality of standoffs that define the standoff well region. 25. The apparatus of claim 1, wherein the standoff includes a plurality of standoffs that define the standoff well region, the standoff being configured to border all sides of the thin chip, the standoff further including at least one gap between the plurality of standoffs that define the standoff well region. 26. A method for embedding thin chips, the method comprising: A) providing a substrate comprising a standoff well region, wherein: the substrate comprises a layer of a first conductive material disposed on a layer of a flexible polymer, wherein the flexible polymer is further stretchable; andat least a portion of the first conductive material is patterned to form a standoff bordering a portion of exposed flexible polymer, thereby forming the standoff well region;B) disposing a conductive adhesive material within the standoff well region at a portion of the exposed flexible polymer proximate to the standoff; andC) disposing a thin chip on a portion of the exposed flexible polymer proximate to the standoff such that a height of the standoff is comparable to a height of the thin chip, the thin chip being disposed on the conductive adhesive material proximate to the standoff. 27. The method of claim 26, wherein the height of the standoff is greater than or about equal to a height of a thin chip. 28. The method of claim 26, wherein C) comprises disposing the thin chip on a portion of the flexible polymer proximate to the standoff such that the height of the standoff is greater than or about equal to the height of the thin chip. 29. The method of claim 26, wherein the thin chip is a thinned chip, and wherein C) comprises thinning a chip using an etching process or a grinding process to provide the thinned chip, and disposing the thinned chip on a portion of the exposed flexible polymer proximate to the standoff such that a height of the standoff is comparable to a height of the thinned chip. 30. The method of claim 26, further comprising: disposing a polymer sheet over the substrate;forming at least one via through the polymer sheet; anddisposing a conductive material on a portion of the second polymer sheet proximate to the at least one via, such that the conductive material forms an electrical communication with an electrical contact of the thin chip. 31. The method of claim 26, further comprising disposing at least one additional layer on the first conductive material or on the flexible polymer, wherein the at least one additional layer positions the thin chip at a neutral mechanical plane of the apparatus. 32. An apparatus comprising: A) a substrate comprising a polymer well region, wherein: the substrate comprises a layer of a flexible polymer disposed on a layer of a first conductive material, wherein the flexible polymer is further stretchable;a cavity is formed in at least a portion of the flexible polymer to form at least one polymer wall bordering a portion of exposed first conductive material, thereby forming the polymer well region;B) a thin chip disposed within the polymer well region on at least a portion of the exposed first conductive material proximate to the at least one polymer wall; andC) an adhesive material disposed within the polymer well region at a portion of the exposed first conductive material proximate to the at least one polymer wall, the adhesive material including a conductive adhesive, the thin chip being disposed on the adhesive material proximate to the at least one polymer wall. 33. The apparatus of claim 32, wherein the adhesive material has a thickness of about 8 μm, about 10 μm, about 12 μm, about 15 μm, about 20 μm, about 25 μm, or about 30 μm. 34. The apparatus of claim 32, wherein the cavity is formed using laser ablation or etching. 35. The apparatus of claim 32, wherein the first conductive material comprises copper, gold, aluminum, or some combination thereof. 36. The apparatus of claim 32, wherein the layer of flexible polymer has a thickness of about 8 μm, about 10 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, about 75 μm, or about 85 μm. 37. The apparatus of claim 32, wherein the layer of first conductive material has a thickness of about 2 μm, about 5 μm, about 8 μm, about 12 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, or about 70 μm. 38. The apparatus of claim 32, wherein the thin chip has a thickness of about 2 μm, about 5 μm, about 8 μm, about 12 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, or about 70 μm. 39. The apparatus of claim 38, wherein the thinned chip is formed from a chip that is thinned using an etching process or a grinding process. 40. The apparatus of claim 32, wherein the thin chip is a thinned chip. 41. The apparatus of claim 32, wherein the thin chip is disposed within the polymer well region such that the height of the at least one polymer wall is greater than or about equal to the height of the thin chip. 42. The apparatus of claim 32, wherein the thin chip is disposed within the polymer well region such that the height of the at least one polymer wall is less than the height of the thin chip. 43. The apparatus of claim 32, wherein the thin chip has a layer of first conductive material has a thickness of about 2 μm, about 5 μm, about 8 μm, about 12 μm, about 15 μm, about 25 μm, about 35 μm, about 50 μm, about 60 μm, or about 70 μm. 44. The apparatus of claim 32, further comprising: a polymer sheet disposed over the substrate;at least one via formed through the polymer sheet; anda second conductive material disposed on a portion of the polymer sheet proximate to the at least one via, such that the second conductive material forms an electrical communication with an electrical contact of the thin chip. 45. The apparatus of claim 44, wherein the second conductive material comprises titanium, tungsten, gold, nickel, chromium, or some combination thereof. 46. The apparatus of claim 32, wherein the at least one polymer wall surrounds a portion of the thin chip. 47. The apparatus of claim 32, wherein the at least one polymer wall completely surrounds the thin chip. 48. The apparatus of claim 32, wherein a dielectric material is disposed between the at least one polymer wall and a portion of the thin chip. 49. The apparatus of claim 32, further comprising at least one additional layer disposed on the first conductive material or on the flexible polymer, wherein the at least one additional layer positions the thin chip at a neutral mechanical plane of the apparatus. 50. The apparatus of claim 32, wherein the thin chip is a thinned chip, and wherein B) comprises thinning a chip using an etching process or a grinding process to provide the thinned chip, and disposing the thinned chip within the polymer well region on at least a portion of the exposed first conductive material proximate to the at least one polymer wall such that a height of the least one wall is comparable to a height of the thinned chip. 51. A method for embedding thin chips, the method comprising: A) providing a substrate comprising a polymer well region, the substrate comprising a layer of a flexible polymer and a layer of a first conductive material, the flexible polymer further being stretchable, the polymer well region comprising at least one polymer wall formed from a portion of the flexible polymer and a base region formed from at least a portion of the first conductive material;B) disposing an adhesive material at the portion of the first conductive proximate to the at least one polymer wall, the adhesive material including a conductive adhesive; andC) disposing the thin chip within the polymer well region on a portion of the first conductive material proximate to the at least one polymer wall, the thin chip being disposed on the adhesive material proximate to the at least one polymer wall. 52. The method of claim 51, wherein the thin chip is disposed within the polymer well region such that the height of the at least one polymer wall is greater than or about equal to the height of the thin chip. 53. The method of claim 51, wherein the thin chip is disposed within the polymer well region such that the height of the at least one polymer wall is less than the height of the thin chip. 54. The method of claim 51, wherein the thin chip is disposed within the polymer well region such that the first conductive material is in physical and electrical communication with the thin chip. 55. The method of claim 51, further comprising: a polymer sheet disposed over the substrate;at least one via formed through the polymer sheet; anda second conductive material disposed on a portion of the polymer sheet proximate to the at least one via, such that the second conductive material forms an electrical communication with an electrical contact of the thin chip. 56. The method of claim 51, further comprising disposing at least one additional layer on the first conductive material or on the flexible polymer, wherein the at least one additional layer positions the thin chip at a neutral mechanical plane of the apparatus.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (273)
Onozuka,Yutaka; Nakajima,Mitsuo; Hara,Yujiro; Hioki,Tsuyoshi; Akiyama,Masahiko, Active matrix substrate display device.
Onozuka,Yutaka; Nakajima,Mitsuo; Hara,Yujiro; Hioki,Tsuyoshi; Akiyama,Masahiko, Active matrix substrate, method of manufacturing the same, and display device.
Gentile Christopher T. (New York NY) Wallace Michael (Beaverton OR) Avalon Timothy D. (Portland OR) Goodman Scott (Hermosa Beach CA) Fuller Richard (Sherman Oaks CA) Hall Tracy (Cupertino CA), Angular displacement sensors.
Mickelsen Reid A. (Bellevue WA) Chen Wen S. (Seattle WA), Apparatus for forming thin-film heterojunction solar cells employing materials selected from the class of I-III-VI2.
Amundson,Karl R.; Chen,Yu; Denis,Kevin L.; Drzaic,Paul S.; Kazlas,Peter T.; Ritenour,Andrew P., Backplanes for display applications, and components for use therein.
Branham Barry H. (Ballwin MO) Cox James L. (Ladue MO) Boineau John P. (Ladue MO) Schuessler Richard B. (Ballwin MO), Computerized three-dimensional cardiac mapping with interactive visual displays.
Abramson, Justin; Amundson, Karl R.; Danner, Guy M.; Duthaler, Gregg M.; Gates, Holly G.; Honeyman, Charles H.; Knaian, Ara N.; Morrison, Ian D.; O'Neil, Steven J.; Paolini, Jr., Richard J.; Pullen, , Electro-optic displays, and methods for driving same.
Black Michael (Foster City CA) Kupershmidt Vladimir (Pleasanton CA) Spitkovsky Michael (Sunnyvale CA), Electro-optical system for measuring and analyzing accumulated short-wave and long-wave ultraviolet radiation exposure.
Credelle, Thomas Lloyd; Gengel, Glenn; Stewart, Roger Green; Joseph, William Hill, Electronic devices with small functional elements supported on a carrier.
James Gregory Bentsen ; Rolf Werner Biernath, Film based addressable programmable electronic matrix articles and methods of manufacturing and using the same.
Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY) Seraphim Donald P. (Vestal NY) Toole Patrick A. (Westport CT), Full panel electronic packaging structure and method of making same.
Tachibana,Takeshi; Hayashi,Kazushi; Inoue,Kenichi; Yokota,Yoshihiro; Kobashi,Koji; Kawakami,Nobuyuki; Kobori,Takashi, Heat spreader and semiconductor device and package using the same.
Stewart Walter ; Jones Nicholas ; Schneider Wolfger, Helmet system including at least three accelerometers and mass memory and method for recording in real-time orthogonal.
Thornton ; deceased John A. (late of Champaign IL by Joy Crane Thornton ; legal representative) Lommasson Timothy (Champaign IL) Rockett Angus (Champaign IL), Hybrid method for depositing semi-conductive materials.
Greenberg, Robert J.; Talbot, Neil Hamilton; Neysmith, Jordan Matthew; Ok, Jerry; Jiang, Honggang, Implantable microelectronic device and method of manufacture.
Noda, Wayne A.; Jones, Mike L.; Evans, Scott M.; Walker, Blair D.; Worthen, William J.; Gobin, Yves Pierre, Indwelling heat exchange catheter and method of using same.
Bassous Ernest (Riverdale NY) Kuhn Lawrence (Ossining NY) Taub Howard H. (Mount Kisco NY), Jet nozzle structure for electrohydrodynamic droplet formation and ink jet printing system therewith.
Limuti Donald (Kirkland WA) Ross ; Jr. James M. (Bothell WA) Churchill Thomas L. (North Bend WA), Method and apparatus using oscillatory magnetic field to determine state of charge of an electrolytic storage cell.
Chan Kevin Kok ; D'Emic Christopher Peter ; Jones Erin Catherine ; Solomon Paul Michael ; Tiwari Sandip, Method for making bonded metal back-plane substrates.
Cann Gordon L. (Laguna Beach) Shephard ; Jr. Cecil B. (Laguna Beach) McKevitt Frank X. (Anaheim Hills CA), Method for plasma deposition on apertured substrates.
Mech,Brian V.; Greenberg,Robert J.; DelMain,Gregory J., Method of forming an implantable electronic device chip level hermetic and biocompatible electronics package using SOI wafers.
Smith, John Stephen; Hadley, Mark A.; Craig, Gordon S. W.; Nealey, Paul F., Methods and apparatuses for improved flow in performing fluidic self assembly.
John Stephen Smith ; Mark A. Hadley ; Gordon S. W. Craig ; Frank Lowe, Methods for forming openings in a substrate and apparatuses with these openings and methods for creating assemblies with openings.
Bakhit Gabriel G. (Huntington Beach CA) Pillai Vincent A. (Irvine CA) Averkiou George (Upland CA) Trask Philip A. (Laguna Hills CA), Methods of forming two-sided HDMI interconnect structures.
William A. Clark ; Mark A. Lemkin ; Thor N. Juneau ; Allen W. Roessig, Microfabricated structures with trench-isolation using bonded-substrates and cavities.
Rockett Angus A. (505 Park Haven Ct. Champaign IL 61820) Yang Li-Chung (1107 W. Green St. #328 Urbana IL 61801), Multi-phase back contacts for CIS solar cells.
Kang Sung-gyu,KRX ; Lee Ki Bang,KRX ; Choi Jae-joon,KRX ; Jeong Hee-moon,KRX, Multilayered wafer with thick sacrificial layer using porous silicon or porous silicon oxide and fabrication method thereof.
Fillion Raymond Albert ; Daum Wolfgang ; Kolc Ronald Frank ; Kuk Donald William ; Wojnarowski Rob Ert John, Multimodule interconnect structure and process.
Scher, Erik; Buretea, Mihai A.; Chow, Calvin; Empedocles, Stephen; Meisel, Andreas; Parce, J. Wallace, Nanostructure and nanocomposite based compositions and photovoltaic devices.
Kolpe Vasant V. (Mendota Heights MN) Williams Paul M. (St. Paul MN), Noble metal-polymer composites and flexible thin-film conductors prepared therefrom.
Nuzzo, Ralph G.; Rogers, John A.; Menard, Etienne; Lee, Keon Jae; Khang, Dahl-Young; Sun, Yugang; Meitl, Matthew; Zhu, Zhengtao, Pattern transfer printing by kinetic control of adhesion to an elastomeric stamp.
Brosh Amnon (16 Sunnyside Dr. Montvale NJ 07645) Fiori ; Jr. David (140 Dollington Rd. Yardley PA 19047), Planar coil apparatus for providing a frequency output vs. position.
Gregg Duthaler ; Karl R. Amundson ; Paul S. Drzaic ; Peter T. Kazlas ; Jianna Wang, Preferred methods for producing electrical circuit elements used to control an electronic display.
Nishio, Akinori; Kiuchi, Kazuyuki, Pressure-sensitive adhesive sheet, method of processing adherend with the pressure-sensitive adhesive sheet, and apparatus for stripping pressure-sensitive adhesive sheet.
Nuzzo, Ralph G.; Rogers, John A.; Menard, Etienne; Lee, Keon Jae; Khang, Dahl-Young; Sun, Yugang; Meitl, Matthew; Zhu, Zhengtao; Ko, Heung Cho; Mack, Shawn, Printable semiconductor structures and related methods of making and assembling.
Nuzzo, Ralph G.; Rogers, John A.; Menard, Etienne; Lee, Keon Jae; Khang, Dahl-Young; Sun, Yugang; Meitl, Matthew; Zhu, Zhengtao; Ko, Heung Cho; Mack, Shawn, Printable semiconductor structures and related methods of making and assembling.
Nuzzo, Ralph G.; Rogers, John A.; Menard, Etienne; Lee, Keon Jae; Khang, Dahl-Young; Sun, Yugang; Meitl, Matthew; Zhu, Zhengtao; Ko, Heung Cho; Mack, Shawn, Printable semiconductor structures and related methods of making and assembling.
Rogers, John A.; Nuzzo, Ralph; Kim, Hoon-sik; Brueckner, Eric; Park, Sang Il; Kim, Rak Hwan, Printed assemblies of ultrathin, microscale inorganic light emitting diodes for deformable and semitransparent displays.
Hara Kazukuni,JPX ; Tokura Norihito,JPX ; Miyajima Takeshi,JPX ; Fuma Hiroo,JPX ; Kano Hiroyuki,JPX, Process for producing a semiconductor device having a single thermal oxidizing step.
Rogers, John A.; Nuzzo, Ralph G.; Meitl, Matthew; Ko, Heung Cho; Yoon, Jongseung; Menard, Etienne; Baca, Alfred J., Release strategies for making transferable semiconductor structures, devices and device components.
Cole ; Jr. Herbert S. (Burnt Hills NY) Sitnik-Nieters Theresa A. (Scotia NY) Wojnarowski Robert J. (Ballston Lake NY) Lupinski John H. (Vienna VA), Reworkable high density interconnect structure incorporating a release layer.
Clem, Paul G.; Jeon, Noo-Li; Mrksich, Milan; Nuzzo, Ralph G.; Payne, David A.; Whitesides, George M.; Xia, Younan, Self-assembled monolayer directed patterning of surfaces.
Chen, Shiuh-Hui Steven; Garza, Raymond; Ross, Carl; Turalski, Stefan, Semiconductor wafer having a thin die and tethers and methods of making the same.
Maghribi,Mariam N.; Krulevitch,Peter A.; Wilson,Thomas S.; Hamilton,Julie K.; Park,Christina, Serpentine and corduroy circuits to enhance the stretchability of a stretchable electronic device.
Maghribi, Mariam N.; Krulevitch, Peter A.; Wilson, Thomas S.; Hamilton, Julie K.; Park, Christina, Serpentine and corduroy circuits to enhance the stretchablity of a stretchable electronic device.
Salerno Jack P. ; Zavracky Paul M. ; Spitzer Mark B. ; Dingle Brenda, Single crystal silicon arrayed devices with optical shield between transistor and substrate.
Acocella, John; Banks, Donald Ray; Benenati, Joseph Angelo; Caulfield, Thomas; Hoebener, Karl Grant; Watson, David P.; Corbin, Jr., John Saunders, Solder ball connections and assembly process.
Rogers, John A.; Khang, Dahl-Young; Sun, Yugang; Menard, Etienne, Stretchable form of single crystal silicon for high performance electronics on rubber substrates.
Rogers, John A.; Khang, Dahl-Young; Sun, Yugang; Menard, Etienne, Stretchable form of single crystal silicon for high performance electronics on rubber substrates.
Bennett Tom D. (Shoreview MN) Combs William J. (Eden Prairie MN) Kallok ; Michael J. (New Brighton MN) Lee Brian B. (Golden Valley MN) Mehra Rahul (Stillwater MN) Klein George J. (London CAX), Subcutaneous multi-electrode sensing system, method and pacer.
Tuttle Mark E. ; Lake Rickie C. ; Mousseau Joe P. ; Cirino Clay L., Substrate assembly including a compartmental dam for use in the manufacturing of an enclosed electrical circuit using an.
Chang Mike F. ; Owyang King ; Hshieh Fwu-Iuan ; Ho Yueh-Se ; Dun Jowei ; Fusser Hans-Jurgen,DEX ; Zachai Reinhard,DEX, Surface mount and flip chip technology with diamond film passivation for total integated circuit isolation.
De Graff, Bassel; Ghaffari, Roozbeh; Arora, William J., Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy.
de Graff, Bassel; Ghaffari, Roozbeh; Arora, William J., Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy.
Ghaffari, Roozbeh; de Graff, Bassel; Callsen, Gilman; Arora, William J.; Schlatka, Benjamin; Kuznetsov, Eugene, Systems, methods, and devices using stretchable or flexible electronics for medical applications.
Beyer Klaus D. (Poughkeepsie NY) Hsieh Chang-Ming (Fishkill NY) Hsu Louis L. (Fishkill NY) Kotecki David E. (Hopewell Junction NY) Yuan Tsoring-Dih (Hopewell Junction NY), Thermal dissipation of integrated circuits using diamond paths.
Ikemizu,Dai; Kataoka,Emiko; Suzuki,Takatugu; Yoshida,Kazuya; Yamashita,Hiroyuki, Thermal transfer recording material and thermal transfer recording method.
Suzuki,Taro; Fukui,Daisuke; Fujita,Masahiro, Thermally transferable image protective sheet, method for protective layer formation, and record produced by said method.
Adams Laura Ellen ; Eggleton Benjamin John ; Espindola Rolando Patricio ; Jin Sungho ; Mavoori Hareesh ; Rogers John A. ; Strasser Thomas Andrew, Tunable dispersion compensator and optical system comprising same.
Stone, Corbett W.; Hoey, Michael F.; Steinke, Tom A.; Michel, Raphael M.; Blanck, Arthur G., Tuned RF energy for selective treatment of atheroma and other target tissues and/or structures.
Hadley, Mark A.; Chiang, Ann; Craig, Gordon S. W.; Jacobsen, Jeffrey Jay; Smith, John Stephen; Tu, Jay; Stewart, Roger Green, Web fabrication of devices.
Jeffrey Jay Jacobsen ; Glenn Wilhelm Gengel ; Mark A. Hadley ; Gordon S. W. Craig ; John Stephen Smith, Web process interconnect in electronic assemblies.
Kaplan, David L.; Omenetto, Fiorenzo; Lawrence, Brian; Cronin-Golomb, Mark; Georgakoudi, Irene, Biopolymer sensor and method of manufacturing the same.
Ghaffari, Roozbeh; Lee, Stephen; Work, John; Wright, Jr., John A.; Klinker, Lauren, Catheter or guidewire device including flow sensing and use thereof.
Ghaffari, Roozbeh; Lee, Stephen; Work, John; Wright, Jr., John A.; Klinker, Lauren, Catheter or guidewire device including flow sensing and use thereof.
Li, Xia; Gupta, Sanjay; Dowling, Kevin J.; Kacyvenski, Isaiah; Ceruolo, Melissa; Ives, Barry G., Flexible temperature sensor including conformable electronics.
Elolampi, Brian David; Ghaffari, Roozbeh; de Graff, Bassel; Arora, William J.; Hu, Xiaolong, Method for fabricating a flexible electronic structure and a flexible electronic structure.
De Graff, Bassel; Ghaffari, Roozbeh; Arora, William J., Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy.
De Graff, Bassel; Ghaffari, Roozbeh; Arora, William J., Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.