Intelligent data storage and processing using FPGA devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/30
G06F-009/48
G06F-021/60
G06F-021/72
G06F-021/76
G06F-021/85
G06Q-040/06
G06F-017/00
G06F-003/06
출원번호
US-0315560
(2014-06-26)
등록번호
US-9176775
(2015-11-03)
발명자
/ 주소
Chamberlain, Roger D.
Franklin, Mark Allen
Indeck, Ronald S.
Cytron, Ron K.
Cholleti, Sharath R.
출원인 / 주소
IP Reservoir, LLC
대리인 / 주소
Thompson Coburn LLP
인용정보
피인용 횟수 :
19인용 특허 :
312
초록▼
A re-configurable logic device such as a field programmable gate array (FPGA) can be used to deploy a data processing pipeline, the pipeline comprising a plurality of pipelined data processing engines, the plurality of pipelined data processing engines being configured to perform processing operatio
A re-configurable logic device such as a field programmable gate array (FPGA) can be used to deploy a data processing pipeline, the pipeline comprising a plurality of pipelined data processing engines, the plurality of pipelined data processing engines being configured to perform processing operations, wherein the pipeline comprises a multi-functional pipeline, and wherein the re-configurable logic device is further configured to controllably activate or deactivate each of the pipelined data processing engines in the pipeline in response to control instructions and thereby define a function for the pipeline, each pipeline function being the combined functionality of each activated pipelined data processing engine in the pipeline.
대표청구항▼
1. A data processing apparatus comprising: a processing device for communicating with a computer system, the computer system including a processor, wherein the processing device comprises a re-configurable logic device configured to perform a plurality of tasks, thereby freeing the processor to perf
1. A data processing apparatus comprising: a processing device for communicating with a computer system, the computer system including a processor, wherein the processing device comprises a re-configurable logic device configured to perform a plurality of tasks, thereby freeing the processor to perform other tasks;wherein the re-configurable logic device is configured to receive and process streaming data through a multi-functional pipeline deployed on the re-configurable logic device;wherein the multi-functional pipeline comprises a plurality of pipelined data processing engines, each pipelined data processing engine being configured to (1) receive streaming data and selectively perform a processing operation on the received streaming data, and (2) be responsive to a control instruction that defines whether that pipelined data processing engine is an activated data processing engine or a deactivated data processing engine, wherein an activated data processing engine is configured to perform the processing operation of that activated data processing engine on streaming data received thereby, and wherein a deactivated data processing engine remains in the pipeline but does not perform the processing operation of that activated data processing engine on streaming data received thereby, the deactivated data processing engine thereby being configured to act as a pass through, the multi-functional pipeline thereby being configured to provide a plurality of different pipeline functions in response to control instructions that are configured to selectively activate and deactivate the pipelined data processing engines, each pipeline function being the combined functionality of each activated pipelined data processing engine in the pipeline at a given time. 2. The apparatus of claim 1 wherein the activated data processing engines in the pipeline are configured to perform their respective processing operations simultaneously such that, with respect to data streaming through the pipeline, a downstream activated data processing engine operates on streaming data that was previously processed by an upstream activated data processing engine. 3. The apparatus of claim 2 wherein the pipelined data processing engines comprise a decryption engine. 4. The apparatus of claim 3 wherein the pipelined data processing engines further comprise a search engine. 5. The apparatus of claim 4 wherein the pipelined data processing engines further comprise an encryption engine. 6. The apparatus of claim 5 wherein the pipelined data processing engines further comprise a compression engine. 7. The apparatus of claim 6 wherein the pipelined data processing engines further comprise a decompression engine. 8. The apparatus of claim 4 wherein, with respect to data streaming through the pipeline, the search engine is downstream from the decryption engine; and wherein the pipeline is further configured to receive control instructions that are operative to activate the decryption engine and the search engine such that the pipeline is configured to provide a crypto-searching function on encrypted data that streams through the pipeline. 9. The apparatus of claim 8 wherein the reconfigurable logic device is further configured to store decrypted data from the decryption engine only in a memory that is not accessible to the processor, wherein the memory comprises a member of the group consisting of (i) internal memory of the reconfigurable logic device that is inaccessible to the processor, (ii) a memory device that is deployed on the processing device, the memory device being inaccessible to the processor, and wherein the reconfigurable logic device is also deployed on the processing board, and (iii) a combination of the internal memory and the memory device. 10. The apparatus of claim 3 wherein the pipelined data processing engines further comprise an encryption engine; wherein, with respect to data streaming through the pipeline, the encryption engine is downstream from the decryption engine; andwherein the pipeline is further configured to receive control instructions that are operative to activate the decryption engine and the encryption engine such that the pipeline is configured to provide a trans-encryption function on encrypted data that streams through the pipeline. 11. The apparatus of claim 10 wherein the reconfigurable logic device is further configured to store decrypted data from the decryption engine only in a memory that is not accessible to the processor, wherein the memory comprises a member of the group consisting of (i) internal memory of the reconfigurable logic device that is inaccessible to the processor, (ii) a memory device that is deployed on the processing device, the memory device being inaccessible to the processor, and wherein the reconfigurable logic device is also deployed on the processing board, and (iii) a combination of the internal memory and the memory device. 12. The apparatus of claim 10 wherein the pipelined data processing engines further comprise a search engine; wherein, with respect to data streaming through the pipeline, the search engine is downstream from the decryption engine and upstream from the encryption engine; andwherein the pipeline is further configured to receive control instructions that are operative to activate the decryption engine, the search engine, and the encryption such that the pipeline is configured to provide a search-enabled trans-encryption function on encrypted data that streams through the pipeline. 13. The apparatus of claim 12 wherein the reconfigurable logic device is further configured to store decrypted data from the decryption engine only in a memory that is not accessible to the processor, wherein the memory comprises a member of the group consisting of (i) internal memory of the reconfigurable logic device that is inaccessible to the processor, (ii) a memory device that is deployed on the processing device, the memory device being inaccessible to the processor, and wherein the reconfigurable logic device is also deployed on the processing board, and (iii) a combination of the internal memory and the memory device. 14. The apparatus of claim 2 wherein the pipelined data processing engines comprise an encryption engine. 15. The apparatus of claim 14 wherein the pipelined data processing engines further comprise a search engine. 16. The apparatus of claim 1 further comprising a mass storage medium, and wherein the pipeline is configured to receive and process data streaming to and from the mass storage medium. 17. The apparatus of claim 16 wherein the pipelined data processing engines comprise a decompression engine and a compression engine. 18. The apparatus of claim 16 wherein the pipelined data processing engines comprise an encryption engine and a decryption engine. 19. The apparatus of claim 1 further comprising the computer system, and wherein the processing device is further configured to communicate with the computer system over a bus. 20. A data processing apparatus comprising: a field programmable gate array (FPGA) for communicating with a computer system, the computer system including a processor, wherein the FPGA is configured to perform a plurality of tasks, thereby freeing the processor to perform other tasks;wherein the FPGA is configured to receive and process streaming data through a multi-functional pipeline deployed on the FPGA;wherein the multi-functional pipeline comprises a plurality of pipelined data processing engines, each pipelined data processing engine being configured to (1) receive streaming data and selectively perform a processing operation on the received streaming data, and (2) be responsive to a control instruction that defines whether that pipelined data processing engine is an activated data processing engine or a deactivated data processing engine, wherein an activated data processing engine is configured to perform the processing operation of that activated data processing engine on streaming data received thereby, and wherein a deactivated data processing engine remains in the pipeline but does not perform the processing operation of that activated data processing engine on streaming data received thereby, the deactivated data processing engine thereby being configured to act as a pass through, the multi-functional pipeline thereby being configured to provide a plurality of different pipeline functions in response to control instructions that are configured to selectively activate and deactivate the pipelined data processing engines, each pipeline function being the combined functionality of each activated pipelined data processing engine in the pipeline at a given time. 21. The apparatus of claim 20 further comprising: a data storage medium, wherein a plurality of data files are stored in the data storage medium, each data file being stored as a sequence of segments, each segment having a size that is a power of 2;the computer system; andwherein the computer system is configured to (1) write the data files to the data storage medium as the sequence of segments, and (2) manage a flow of a plurality of the data files to the FPGA for processing via the pipeline.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (312)
Pandya, Ashish A., 100Gbps security and search architecture using programmable intelligent search memory.
Chaure, Christian; Benveniste, Albert; Gilloire, Andre, Adaptive prediction differential PCM-type transmission apparatus and process with shaping of the quantization noise.
Stallaert,Jan; Whinston,Andrew Bernard; Graves,Glenn William, Apparatus for trading of bundled assets including bundle substitution and method therefor.
Indeck,Ronald S.; Cytron,Ron Kaplan; Franklin,Mark Allen; Chamberlain,Roger D., Associative database scanning and information retrieval using FPGA devices.
Dixon Jerry D. (Boca Raton FL) Farrell Robert H. (Coral Springs FL) Merckel Gerald U. (Delray FL) Neely Jack D. (Boca Raton FL) Schmitt Stephen A. (Rochester MN) Verdoorn ; Jr. William G. (Rochester , Associative file processing method and apparatus.
Kalmus Leslie P. (New York NY) Trojan Donald R. (Stamford CT) Mott Bradley (Douglaston NY) Strampfer John (Greenlawn NY), Automated securities trading system.
Robert Scott Nieboer ; Pedro V. Balcarce ; Ivan N. Zhidov ; Micah James Eldred, Automated system for conditional order transactions in securities or other items in commerce.
Lupien William A. (La Canada ; Flintridge CA) McCormack John P. (West Boxford MA) Schulman H. E. C. (Boston MA), Automated system for providing liquidity to securities markets.
Kaminsky,Ross G.; Angell,Richard A.; Evora,Gordon D., Automated trading exchange system having integrated quote risk monitoring and integrated quote modification services.
Arnold William C. (Mahopac NY) Chess David M. (Mohegan Lake NY) Kephart Jeffrey O. (Yorktown Heights NY) White Steven R. (New York NY), Automatic immune system for computers and computer networks.
Banton Martin E. (Fairport NY) Lama William L. (Webster NY) Denber Michel J. (Rochester NY), Bitmap-image pattern matching apparatus for correcting bitmap errors in a printing system.
Pandya, Ashish A., Compiler for compiling content search rules comprising a regular expression using a programmable intelligent search memory (PRISM) and vectors.
Crump Richard ; Leary Mark F. ; Wong Ellis L. ; Betsinger Donald F. ; Shieh Shuching, Connection establishment and termination in a mixed protocol network.
Robert Daniel Maher, III ; Aswinkumar Vishanji Rana ; Milton Andre Lie ; Kevin William Brandon ; Mark Warden Hervin ; Corey Alan Garrow, Content processor.
Togher Michael (New York City NY) Dunne Michael F. (Boonton NJ) Hartheimer Richard (Morris Plains NJ), Credit management for electronic brokerage system.
Chiappa J. Noel (708 E. Woodland Dr. Grafton VA 23692), Data packet switch using a primary processing unit to designate one of a plurality of data stream control circuits to se.
Bradley John J. (Framingham MA) Miller Robert C. (Braintree MA) Miu Ming T. (Chelmsford MA) Shen Jian-Kuo (Watertown MA) Staplin ; Jr. Theodore R. (Chelmsford MA), Data processing system having data multiplex control apparatus.
Dutta,Rabindranath; Patel,Kamal Chandrakant, Detecting copyright violation via streamed extraction and signature analysis in a method, system and program.
Hartheimer Richard (Morris Plains NJ) Coleman Michael (Sydney NJ AUX) Klepka Chris (Parsippany NJ) Poole Geoffrey (Sydney AUX), Detection and prevention of duplicate trading transactions over a communications network.
Hawkins John G. (Hopkinton MA) Paul Loni J. (Charlestown MA) Cardwell Phillip R. (Marblehead MA) Reeves Peter T. (Needham MA) Dean Helen B. (Milford MA) Doherty ; V Daniel B. (Scituate MA) Flaherty P, Device and method for improving the speed and reliability of security trade settlements.
McDonald James Arthur ; Herz John Peter ; Altman Mitchell Allen ; Smith ; III William Edward, Disk array controller with automated processor which routes I/O data according to addresses and commands received from disk drive controllers.
Malkin Peter Kenneth ; Schloss Robert Jeffrey ; Snible Edward Charles ; Willebeek-LeMair Marc Hubert ; Yu Philip Shi-Lung, Dynamic modification of multimedia content.
Pandya, Ashish A., Embedded programmable intelligent search memory (PRISM) that simultaneously performs regular expression based search and signature pattern based search.
Kaewell ; Jr. John D. (Bensalem PA), Error correcting decoder and decoding method employing reliability based erasure decision-making in cellular communicati.
Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
Zusman Joseph ; Tang Jennifer L. ; Nakelsky Raymond S. ; Verbeck Stephen L. ; Azizian David, Fault-tolerant central ticker plant system for distributing financial market data.
Geldman John S. ; Chen Joe Y. ; Yoon Tony J., Flexible processor-driven SCSI controller with buffer memory and local processor memory coupled via separate buses.
Lindsey James D. (Lubbock TX) Hutton Charles D. (Lubbock TX) Tubb Joe W. (Lubbock TX) Shipman Carol L. (Lubbock TX) Kyle ; III Albert S. (Lubbock TX), Goods database employing electronic title or documentary-type title.
Chauvin Joseph W. ; Gabriel Steven A. ; Good Howard ; Griffin Kent E. ; Kenworthy Mark L. ; Powell ; III William Chambers ; Scott ; III George Easton ; Toelle Michael A. ; Torborg ; Jr. John G. ; Ver, Graphics rendering device and method for operating same.
Machado Michael G. (Boulder CO) Moon Ronald R. (Los Gatos CA) Tacklind Thomas A. (San Martin CA) Moon William G. (Saratoga CA) Peterson Bruce R. (San Jose CA) Gold Clifford M. (Fremont CA) Barnard Da, High capacity submicro-winchester fixed disk drive.
Herman Gary E. (South Orange NJ) Lee Kuo-Chu (Franklin Township ; Somerset County NJ) Matoba Takako (Morristown NJ), High performance VLSI data filter.
Witt David B. (Austin TX) Johnson William M. (Austin TX), High performance superscalar microprocessor including a common reorder buffer and common register file for both integer.
Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
Ritchie Andrew M.,GBX ; Bradshaw Jonathan M.,GBX, Internet service of differently formatted viewable data signals including commands for browser execution.
Kessler Richard E. ; Oberlin Steven M. ; Scott Steven L., Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network an.
Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen, Method and apparatus for approximate matching where programmable logic is used to process data being written to a mass storage medium and process data being read from a mass storage medium.
Potter, Kenneth H.; Burns, Barry S., Method and apparatus for controlling packet header buffer wrap around in a forwarding engine of an intermediate network node.
Dharmapurikar,Sarang; Krishnamurthy,Praveen; Sproull,Todd; Lockwood,John, Method and apparatus for detecting predefined signatures in packet payload using Bloom filters.
An,Lianjun; Joseph,Joshy; Maguire,Thomas R., Method and apparatus for generating service oriented state data mapping between extensible meta-data model and state data including logical abstraction.
Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael, Method and apparatus for high-speed processing of financial market depth data.
Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael, Method and apparatus for high-speed processing of financial market depth data.
Indeck Ronald Scott ; Muller Marcel Wettstein ; Engel George Lawrence ; Hege Alan Lee, Method and apparatus for improved fingerprinting and authenticating various magnetic media.
Turtle Howard R. (Woodbury MN), Method and apparatus for information retrieval from a database by replacing domain specific stemmed phases in a natural.
Galeazzi, Debra A.; Stellwagen, Jr., Richard G.; McLean, Bruce A.; Mower, Kristen Roi, Method and apparatus for managing metadata in a database management system.
Buhler, Jeremy Daniel; Chamberlain, Roger Dean; Franklin, Mark Allen; Gyang, Kwame; Jacob, Arpith Chacko; Krishnamurthy, Praveen; Lancaster, Joseph Marion, Method and apparatus for performing similarity searching on a data stream with respect to a query string.
Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen; Chamberlain, Roger D., Method and apparatus for processing financial information at hardware speeds using FPGA devices.
Vora Kumar A. ; Vaughan Gregory B. ; McLeod Kenneth c. ; Casseres David, Method and apparatus for searching for information in a network and for controlling the display of searchable informatio.
Kounavis,Michael E.; Kumar,Alok; Yavatkar,Raj; Vin,Harrick M., Method and apparatus for two-stage packet classification using most specific filter matching and transport level sharing.
Beardsley Brent Cameron ; Benhase Michael Thomas ; Blount Lawrence Carter ; Candelaria Susan Kay ; Hyde Joseph Smith, Method and system for data search in a data processing system.
Colby Steven ; Krawczyk John J. ; Nair Raj Krishnan ; Royce Katherine ; Siegel Kenneth P. ; Stevens Richard C. ; Wasson Scott, Method and system for directing a flow between a client and a server.
Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
Taylor, David E.; Indeck, Ronald S.; White, Jason R.; Chamberlain, Roger D., Method and system for high throughput blockwise independent encryption/decryption.
Taylor, David E.; Indeck, Ronald S.; White, Jason R.; Chamberlain, Roger D., Method and system for high throughput blockwise independent encryption/decryption.
Clayton John W. (Cary NC) Lucovsky Steven B. (Cary NC), Method for generating a monitor program for monitoring text streams and executing actions when pre-defined patterns, are.
Mortensen Craig (Sunnyvale CA) Roots Logan (Redwood City CA) Strelau Klaus (Saratoga CA), Method for modifying packets that meet a particular criteria as the packets pass between two layers in a network.
Adams, Steven E.; Zimmerman, Steven R.; Davee, James R.; Kiani, Fouzia S., Method of storing, maintaining and distributing computer intelligible electronic data.
Lockwood,John; Loui,Ronald; Moscola,James; Pachos,Michael L, Methods, systems, and devices using reprogrammable hardware for high-speed processing of streaming data to find a redefinable pattern and respond thereto.
Coonan Bonnie R. (Rochester NY) Frumusa Anthony M. (Penfield NY) Nacman Aron (Penfield NY) Tse Francis K. (Rochester NY) Davidson Michael L. (Rochester NY), Multifunctional apparatus for appearance tuning and resolution reconstruction of digital images.
Jon M. Huppenthal ; Paul A. Leskar, Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer.
Broka S. William ; Walsh Michael P. ; Clowney Deborah M. ; Stewart Walter E. ; DiSisto Daniel R. ; Weimer Beth E. ; Callan Eugene A. ; Reiss Robert N. ; DuMont Mark D., Online transaction processing system for bond trading.
Row Edward J. (Mountain View CA) Boucher Laurence B. (Saratoga CA) Pitts William M. (Los Altos CA) Blightman Stephen E. (San Jose CA), Parallel I/O network file server architecture.
Bowen Thomas F. (Hopatcong NJ) Mansfield William H. (Pittstown NJ), Parallel, distributed optimistic concurrency control certification using hardware filtering.
Sato, Tomotoshi, Peripheral device with a centralized management server, and system, computer program product and method for managing peripheral devices connected to a network.
Kubesh,Blaine; Lathem,Gerald; Jaggi,Mohit; Sinha,Amit; Hall,Michael, Processing system using bitmap array to compress deterministic finite automation state table allowing direct indexing.
Kerrigan Michael (Tewksbury MA) Dempsey Michael A. (Watertown MA), Realtime data feed engine for updating an application with the most currently received data from multiple data feeds.
Veres, Andras; Farago, Attila, Scalable real-time quality of service monitoring and analysis of service dependent subscriber satisfaction in IP networks.
Herrell Russ W. (Fort Collins CO) McAllister Curtis R. (Fort Collins CO) Kuo Dong Y. (Fort Collins CO) Wilcox Christopher G. (Fort Collins CO), System and method for directly executing user DMA instruction from user controlled process by employing processor privil.
Burns, Michael J.; West, Robert A.; Brumfield, Harris; Ziemkiewicz, Peter F., System and method for money management in electronic trading environment.
Kantner ; Jr. Robert F. (Boca Raton FL) Iverson Vaughn S. (Seattle WA) Morse Kenneth (South Hampton FL GBX) Pietras Mark A. (Boynton Beach FL) Rodriguez Arturo A. (Belmont CA), System and method for pattern-matching with error control for image and video compression.
Paatela, Jeremy B.; Sarkinen, Scott A.; Trivedi, Hemant Vrajlal, System and method for providing transformation of multi-protocol packets in a data stream.
Brumfield,Harris C.; Borsand,Steven F.; Triplett,Mark W., System and method for trading and displaying market information in an electronic trading environment.
Fleischman Robert M. (Brookline MA) Mansfield William H. (Pittstown NJ), System for accessing a database with an iterated fuzzy query notified by retrieval response.
Akizawa Mitsuru (Hachioji JPX) Noguchi Kouki (Kokubunji JPX) Hayashi Takehisa (Sagamihara JPX) Kato Kanji (Tokorozawa JPX) Matsushima Hitoshi (Tachikawa JPX), System for parallel string search with a function-directed parallel collation of a first partition of each string follow.
Brown Peter Fitzhugh ; Cocke John ; Della Pietra Stephen Andrew ; Della Pietra Vincent Joseph ; Jelinek Frederick ; Lai Jennifer Ceil ; Mercer Robert Leroy, System for parametric text to text language translation.
Turtle Howard R. (Rosemount MN) Morton Gerald J. (South St. Paul MN) Larntz F. Kinley (Shoreview MN), System of document representation retrieval by successive iterated probability sampling.
Fallon,James J.; Buck,John; Pickel,Paul F.; McEerlain,Stephen J., Systems and methods for accelerated loading of operating systems and application programs.
Madonna Robert P. (West Barnstable MA) Eschholz Siegmar K. (Monument Beach MA) Lynch John T. (Buzzards Bay MA), Telecommunications switch with improved redundancy.
Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
Lancaster, Joseph M.; Henrichs, Michael John; Tidwell, Terry; St. John, Alex; Sprague, Kevin Brian, Method and apparatus for accelerated data translation using record layout detection.
Henrichs, Michael John; Lancaster, Joseph M.; Chamberlain, Roger Dean; White, Jason R.; Sprague, Kevin Brian; Tidwell, Terry, Method and apparatus for accelerated format translation of data in a delimited data format.
Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael, Method and apparatus for high-speed processing of financial market depth data.
Buhler, Jeremy Daniel; Chamberlain, Roger Dean; Franklin, Mark Allen; Gyang, Kwame; Jacob, Arpith Chacko; Krishnamurthy, Praveen; Lancaster, Joseph Marion, Method and apparatus for performing similarity searching.
Indeck, Ronald S.; Indeck, David Mark; Singla, Naveen; Taylor, David E., Method and system for high performance integration, processing and searching of structured and unstructured data.
Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.