Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/40
H01L-023/48
H01L-021/768
H01L-023/00
출원번호
US-0072707
(2013-11-05)
등록번호
US-9184110
(2015-11-10)
발명자
/ 주소
Kawa, Jamil
Moroz, Victor
출원인 / 주소
SYNOPSYS, INC.
대리인 / 주소
Haynes Beffel & Wolfeld LLP
인용정보
피인용 횟수 :
0인용 특허 :
33
초록▼
Roughly described, an integrated circuit device has a conductor extending entirely through the substrate, connected on one end to the substrate topside surface and on the other end to the substrate backside surface. In various embodiments the conductor is insulated from all RDL conductors on the bac
Roughly described, an integrated circuit device has a conductor extending entirely through the substrate, connected on one end to the substrate topside surface and on the other end to the substrate backside surface. In various embodiments the conductor is insulated from all RDL conductors on the backside of the substrate, and/or is insulated from all conductors and device features on any below-adjacent chip in a 3D integrated circuit structure. Methods of fabrication are also described.
대표청구항▼
1. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces, the first semiconductor substrate having a transistor therein; anda first conductor extending entirely through the first substrate, the first conductor being electrically connec
1. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces, the first semiconductor substrate having a transistor therein; anda first conductor extending entirely through the first substrate, the first conductor being electrically connected on a first end to a first point on the first substrate topside surface and on a second end to a second point on the first substrate backside surface,wherein the first substrate comprises a p-type lightly doped substrate and a p-type heavily doped contact pad at the first substrate topside surface,wherein the first point is on the p-type heavily doped contact pad. 2. A device according to claim 1, wherein the first conductor is insulated along its entire length from the first substrate. 3. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces, the first semiconductor substrate having a transistor therein;a first conductor extending entirely through the first substrate, the first conductor being electrically connected on a first end to a first point on the first substrate topside surface and on a second end to a second point on the first substrate backside surface;an insulating layer on the backside surface of the first substrate, the insulating layer having an opening which exposes both the second end of the first conductor and a particular region of the first substrate on the backside thereof; anda conductive material in the opening electrically connecting the second end of the first conductor with the particular region. 4. A device according to claim 3, wherein the first conductor is insulated along its entire length from the first substrate. 5. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces, the first semiconductor substrate having a transistor therein;a first conductor extending entirely through the first substrate, the first conductor being electrically connected on a first end to a first point on the first substrate topside surface and on a second end to a second point on the first substrate backside surface;an additional TSV passing through the first substrate;an insulating layer on the backside surface of the first substrate; anda plurality of RDL conductors on the backside of the insulating layer,wherein the additional TSV is electrically connected to one of the RDL conductors through a via in the insulating layer, andthe first conductor is not connected to any RDL conductors on the backside of the first substrate. 6. A device according to claim 5, wherein the first conductor is insulated along its entire length from the first substrate. 7. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces, the first semiconductor substrate having a transistor therein;a first conductor extending entirely through the first substrate, the first conductor being electrically connected on a first end to a first point on the first substrate topside surface and on a second end to a second point on the first substrate backside surface;an additional TSV passing through the first substrate; andan additional integrated circuit chip located on the backside of the first substrate,wherein the additional TSV is electrically connected to a conductor on the additional integrated circuit chip; andthe first conductor is insulated from all conductors on the additional integrated circuit chip. 8. A device according to claim 7, wherein the first conductor is insulated along its entire length from the first substrate. 9. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces;a first conductor extending entirely through the first substrate, the first conductor being electrically connected on a first end to a first point on the first substrate topside surface;a plurality of RDL conductors on the backside of the first substrate,wherein the first conductor is insulated from all RDL conductors on the backside of the first substrate. 10. A device according to claim 9, further comprising: an additional TSV passing through the first substrate,wherein the additional TSV is electrically connected to one of the RDL conductors. 11. An integrated circuit device comprising: a first semiconductor substrate having opposite topside and backside surfaces;a first conductor extending entirely through the first substrate, the first conductor being electrically connected on a first end to a first point on the first substrate topside surface; andan additional integrated circuit chip located on the backside of the first substrate,wherein the first conductor is insulated from all conductors on the additional substrate. 12. A device according to claim 11, further comprising: an additional TSV passing through the first substrate,wherein the additional TSV is electrically connected to a conductor on the additional integrated circuit chip. 13. A three-dimensional integrated circuit comprising: a plurality of integrated circuit chips stacked vertically in a fixed structure, the plurality of chips including a first chip having opposite topside and backside surfaces and further having a transistor therein; anda first conductor extending entirely through the first chip, the first conductor being electrically connected on a first end to a first point on the first chip topside surface and on a second end to a second point on the first chip backside surface. 14. A three-dimensional integrated circuit according to claim 13, wherein the first chip has no RDL conductors on the backside of the first chip. 15. A three-dimensional integrated circuit comprising: a plurality of integrated circuit chips stacked vertically in a fixed structure, the plurality of chips including a first chip having opposite topside and backside surfaces;a first conductor extending entirely through the first chip, the first conductor being electrically connected on a first end to a first point on the first chip topside surface; anda plurality of RDL conductors on the backside of the first chip;wherein the first conductor is insulated from all RDL conductors on the backside of the first chip. 16. A three-dimensional integrated circuit comprising: a plurality of integrated circuit chips stacked vertically in a fixed structure, the plurality of chips including a first chip having opposite topside and backside surfaces and an additional chip stacked adjacent to the backside of the first chip; anda first conductor extending entirely through the first chip, the first conductor being electrically connected on a first end to a first point on the first chip topside surface,wherein the first conductor is insulated from all conductors on the additional chip.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (33)
Hsu, Kuo-Ching; Chen, Chen-Shien, Backside connection to TSVs having redistribution lines.
Lin, Ming-Ren; An, Judy Xilin; Krivokapic, Zoran; Tabery, Cyrus E.; Wang, Haihong; Yu, Bin, Double and triple gate MOSFET devices and methods for making same.
Lin,John; Phan,Tony T.; Hower,Philip L.; Loftin,William C.; Mollat,Martin B., Integrated circuit having a transistor level top side wafer contact and a method of manufacture therefor.
Camacho, Zigmund R.; Merilo, Dioscoro A.; Bathan, Henry D.; Espiritu, Emmanuel A., Leadframe interposer over semiconductor die and TSV substrate for vertical electrical interconnect.
Dennison, Charles, METHOD FOR FORMING PHASE-CHANGE MEMORY BIPOLAR ARRAY UTILIZING A SINGLE SHALLOW TRENCH ISOLATION FOR CREATING AN INDIVIDUAL ACTIVE AREA REGION FOR TWO MEMORY ARRAY ELEMENTS AND ONE BIPOLAR BASE CONTA.
Chidambarrao,Dureseti; Jordan,Donald L.; McCullen,Judith H.; Onsongo,David M.; Wagner,Tina; Williams,Richard Q., Methodology for layout-based modulation and optimization of nitride liner stress effect in compact models.
Currie, Matthew; Lochtefeld, Anthony; Hammond, Richard; Fitzgerald, Eugene, Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
Fang Hao (Cupertino CA) Fang Peng (Milpitas CA) Yue John T. (Los Altos CA), Test method for predicting hot-carrier induced leakage over time in short-channel IGFETS and products designed in accord.
Fang Hao (Cupertino CA) Fang Peng (Milpitas CA) Yue John T. (Los Altos CA), Test method for predicting hot-carrier induced leakage over time in short-channel IGFETs and products designed in accord.
Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.