$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Structure comprises an As-deposited doped single crystalline Si-containing film 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/02
  • H01L-029/78
  • C23C-016/04
  • C23C-016/22
  • C23C-016/24
  • C23C-016/32
  • C23C-016/455
  • C30B-025/02
  • C30B-029/06
  • H01L-021/3205
  • H01L-021/3215
  • H01L-029/165
  • H01L-029/66
출원번호 US-0705454 (2010-02-12)
등록번호 US-9190515 (2015-11-17)
발명자 / 주소
  • Bauer, Matthias
출원인 / 주소
  • ASM America, Inc.
대리인 / 주소
    Knobbe Martens Olson & Bear LLP
인용정보 피인용 횟수 : 1  인용 특허 : 69

초록

Methods of making Si-containing films that contain relatively high levels of Group III or Group V dopants involve chemical vapor deposition using trisilane and a dopant precursor. Extremely high levels of substitutional incorporation may be obtained, including crystalline silicon films that contain

대표청구항

1. An structure comprising: a substrate; andan as-deposited doped single crystalline Si-containing film directly on the substrate comprising at least about 3×1020 atoms cm−3 of substitutional n-dopant, containing less than about 3×1019 atoms cm−3 of an electrically inactive dopant and having a resis

이 특허에 인용된 특허 (69)

  1. Conger Darrell R. (Portland OR) Posa John G. (Lake Oswego OR) Wickenden Dennis K. (Lake Oswego OR), Apparatus for depositing material on a substrate.
  2. Gates Stephen McConnell ; Neumayer Deborah Ann, Atomic layer deposition with nitrate containing precursors.
  3. Fitzgerald, Eugene A., Buried channel strained silicon FET using a supply layer created through ion implantation.
  4. Fitzgerald, Eugene A., Buried channel strained silicon FET using a supply layer created through ion implantation.
  5. Fitzgerald, Eugene A., Buried channel strained silicon FET using a supply layer created through ion implantation.
  6. Sang-Gi Ko KR, Capacitor and method of fabricating the same.
  7. Edelstein Daniel Charles ; Harper James McKell Edwin ; Hu Chao-Kun ; Simon Andrew H. ; Uzoh Cyprian Emeka, Copper interconnection structure incorporating a metal seed layer.
  8. Todd,Michael A., Deposition of amorphous silicon-containing films.
  9. Todd, Michael A., Deposition over mixed substrates.
  10. Takasu Katsuji,JPX ; Tsuda Hisanori,JPX ; Sano Masafumi,JPX ; Hirai Yutaka,JPX, Device for forming deposited film.
  11. Curello,Giuseppe; Sell,Bernhard; Tyagi,Sunit; Auth,Chris, Device with stepped source/drain region profile.
  12. Roger Leung ; Denis Endisch ; Songyuan Xie ; Nigel Hacker ; Yanpei Deng, Dielectric films for narrow gap-fill applications.
  13. Lee Ellis,TWX, Dual damascene structure and its manufacturing method.
  14. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with composite atomic barrier film and process for making same.
  15. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with rubidium barrier film and process for making same.
  16. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with strontium barrier film and process for making same.
  17. Wang Chein-Cheng,TWX ; Chang Shih-Chanh,TWX, Fabricating method of glue layer and barrier layer.
  18. Fitzgerald, Eugene A.; Hammond, Richard; Currie, Matthew, Gate technology for strained surface channel and strained buried channel MOSFET devices.
  19. Changming Jin ; Kelly J. Taylor ; Wei William Lee, Integrated circuit dielectric and method.
  20. Hoinkis Mark D., Integrated circuits with copper metallization for interconnections.
  21. Pomarede,Christophe F.; Givens,Michael E.; Shero,Eric J.; Todd,Michael A., Integration of high k gate dielectric.
  22. Naoki Komai JP; Shingo Kadomura JP; Mitsuru Taguchi JP; Akira Yoshio JP; Takaaki Miyamoto JP, Interconnection structure and fabrication process therefor.
  23. Huang Richard J. (Milpitas CA) Cheung Robin W. (Cupertino CA) Rakkhit Rajat (Milpitas CA) Lee Raymond T. (Sunnyvale CA), Landing pad technology doubled up as a local interconnect and borderless contact for deep sub-half micrometer IC applica.
  24. Nguyen Tue ; Hsu Sheng Teng, Low resistance contact between integrated circuit metal levels and method for same.
  25. Urabe Koji,JPX, Manufacturing method for contact hole.
  26. Iacoponi John A. ; Paton Eric N., Metalorganic decomposition deposition of thin conductive films on integrated circuits using reducing ambient.
  27. Posa John G. (Lake Oswego OR), Method and apparatus for producing a constant flow, constant pressure chemical vapor deposition.
  28. Suntola Tuomo,FIX ; Lindfors Sven,FIX ; Soininen Pekka,FIX, Method and equipment for growing thin films.
  29. Alessandra Satta BE; Karen Maex BE; Kai-Erik Elers FI; Ville Antero Saanila FI; Pekka Juha Soininen FI; Suvi P. Haukka FI, Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
  30. Kelly Michael A. (121 Erica Way Portola Valley CA 94028), Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its.
  31. Baert,Kris; Caymax,Matty; Rusu,Cristina; Sedky,Sherif; Witvrouw,Ann, Method for depositing polycrystalline SiGe suitable for micromachining and devices obtained thereof.
  32. Kim Yeong-kwan,KRX ; Lee Sang-in,KRX ; Park Chang-soo,KRX ; Kim Young-sun,KRX, Method for forming dielectric film of capacitor having different thicknesses partly.
  33. Kermani Ahmad (Fremont CA) Robertson Mike F. (San Jose CA) Ku Yen-Hui (Sunnyvale CA) Wong Fred (Fremont CA), Method for high temperature thermal processing with reduced convective heat loss.
  34. Kim Yeong-kwan,KRX ; Lee Sang-in,KRX ; Park Chang-soo,KRX ; Lee Sang-min,KRX, Method for manufacturing thin film using atomic layer deposition.
  35. Suntola Tuomo S. (Espoo FIX) Pakkala Arto J. (Espoo FIX) Lindfors Sven G. (Espoo FIX), Method for performing growth of compound thin films.
  36. Suntola Tuomo (Riihikallio 02610 Espoo 61 SF) Antson Jorma (Urheilutie 22 ; 01350 Vantaa 35 SF), Method for producing compound thin films.
  37. Schafer Herbert,DEX ; Franosch Martin,DEX ; Stengl Reinhard,DEX ; Reisinger Hans,DEX ; Ilg Matthias, Method for the fabrication of a doped silicon layer.
  38. Kang Sang-Bom,KRX ; Lee Sang-In,KRX, Method of and apparatus for forming a metal interconnection in the contact hole of a semiconductor device.
  39. Comita Paul B. ; Forstner Hali J. L. ; Ranganathan Rekha, Method of cleaning CVD cold-wall chamber and exhaust lines.
  40. Sergey D. Lopatin ; Carl Galewski ; Takeshi T. N. Nogami JP, Method of copper interconnect formation using atomic layer copper deposition.
  41. Jing-Cheng Lin TW; Shau-Lin Shue TW; Chen-Hua Yu TW, Method of fabricating barrier adhesion to low-k dielectric layers in a copper damascene process.
  42. Liu Chung-Shi,TWX ; Yu Chen-Hua,TWX, Method of forming a smooth copper seed layer for a copper damascene structure.
  43. Cho Chih-Chen ; Park Kyung-Ho, Method of forming an electrical contact in a substrate.
  44. Kang Sang-bom,KRX ; Lim Hyun-seok,KRX ; Chae Yung-sook,KRX ; Jeon In-sang,KRX ; Choi Gil-heyun,KRX, Method of forming metal layer using atomic layer deposition and semiconductor device having the metal layer as barrier metal layer or upper or lower electrode of capacitor.
  45. Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
  46. Raaijmakers, Ivo; Haukka, Suvi P.; Saanila, Ville A.; Soininen, Pekka J.; Elers, Kai-Erik; Granneman, Ernst H. A., Method of making conformal lining layers for damascene metallization.
  47. Huster, Carl R.; An, Judy; Rouse, Richard P., Method of making recessed source drains to reduce fringing capacitance.
  48. Hokazono, Akira, Method of manufacturing a semiconductor device with an L-shaped/reversed L-shaped gate side-wall insulating film.
  49. Wang Fei ; Lyons Christopher F. ; Nguyen Khanh B. ; Bell Scott A. ; Levinson Harry J. ; Yang Chih Yuh, Method using a thin resist mask for dual damascene stop layer etch.
  50. Bauer, Matthias; Weeks, Keith Doran; Tomasini, Pierre; Cody, Nyles, Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition.
  51. Kim,Yihwan; Samoilov,Arkadii V., Methods of selective deposition of heavily doped epitaxial SiGe.
  52. Cheung David ; Yau Wai-Fan ; Mandal Robert P. ; Jeng Shin-Puu ; Liu Kuo-Wei ; Lu Yung-Cheng ; Barnes Michael ; Willecke Ralf B. ; Moghadam Farhad ; Ishikawa Tetsuya ; Poon Tze Wing, Plasma processes for depositing low dielectric constant films.
  53. Todd, Michael A., Process for deposition of semiconductor films.
  54. Todd, Michael A.; Hawkins, Mark, Process for deposition of semiconductor films.
  55. Todd, Michael A.; Hawkins, Mark, Process for deposition of semiconductor films.
  56. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Process for making a semiconductor device with barrier film formation using a metal halide and products thereof.
  57. Ivo Raaijmakers NL; Pekka T. Soininen FI; Ernst H. A. Granneman NL; Suvi P. Haukka FI, Protective layers prior to alternating layer deposition.
  58. Sneh Ofer, Radical-assisted sequential CVD.
  59. Miyamoto Takaaki,JPX, Semiconductor device contains refractory metal or metal silicide with less than 1% weight of halogen atom.
  60. Mee-Young Yoon KR; Sang-In Lee KR; Hyun-Seok Lim KR, Semiconductor device fabrication method using an interface control layer to improve a metal interconnection layer.
  61. Miyachi Kenji (Yokohama) Fukuda Nobuhiro (Yokohama) Ashida Yoshinori (Yokohama) Koyama Masato (Kamakura JPX), Semiconductor film and process for its production.
  62. Sherman Arthur, Sequential chemical vapor deposition.
  63. Barraclough Keith G. (Malvern GB3) Robbins David J. (Malvern GB3) Canham Leigh T. (Malvern Wells GB3), Silicon electroluminescent device.
  64. Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
  65. Todd, Michael A.; Raaijmakers, Ivo, Thin films and method of making them.
  66. Todd, Michael A.; Raaijmakers, Ivo, Thin films and methods of making them.
  67. Todd,Michael A.; Raaijmakers,Ivo, Thin films and methods of making them.
  68. Gadgil Prasad N. ; Seidel Thomas E., Vertically-stacked process reactor and cluster tool system for atomic layer deposition.
  69. Izumi Hirohiko (Sagamihara JPX), .

이 특허를 인용한 특허 (1)

  1. Bauer, Matthias; Gossmann, Hans-Joachim Ludwig; Colombeau, Benjamin, Forming non-line-of-sight source drain extension in an nMOS finFET using n-doped selective epitaxial growth.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로