Apparatus, systems, and methods for removing noise from an image
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06K-009/00
G06T-005/00
H04N-005/217
출원번호
US-0081462
(2013-11-15)
등록번호
US-9196017
(2015-11-24)
발명자
/ 주소
Donohoe, David
Barry, Brendan
Moloney, David
Richmond, Richard
Connor, Fergal
출원인 / 주소
Linear Algebra Technologies Limited
대리인 / 주소
Wilmer Cutler Pickering Hale and Dorr LLP
인용정보
피인용 횟수 :
0인용 특허 :
33
초록▼
The disclosed embodiments include an apparatus implemented in a semiconductor integrated chip. The apparatus is configured to operate a composite function, comprising a first function and a second function, on a first patch of an image. The apparatus includes a first function operator configured to
The disclosed embodiments include an apparatus implemented in a semiconductor integrated chip. The apparatus is configured to operate a composite function, comprising a first function and a second function, on a first patch of an image. The apparatus includes a first function operator configured to operate the first function on the group of pixel values to provide a first processed group of pixel values. The apparatus also includes a delay system configured to maintain the first processed group of pixel values for a predetermined period of time to provide a delayed processed group of pixel values. The apparatus further includes a second function operator configured to operate a second function on at least a second processed group of pixels and the delayed processed group to determine an output of the composite function.
대표청구항▼
1. An apparatus, implemented in a semiconductor integrated chip, for operating a composite function, comprising a first function and a second function, on a first patch of an image, the apparatus comprising: a first function operator configured to receive, at a first cycle of a clock signal, a group
1. An apparatus, implemented in a semiconductor integrated chip, for operating a composite function, comprising a first function and a second function, on a first patch of an image, the apparatus comprising: a first function operator configured to receive, at a first cycle of a clock signal, a group of pixel values associated with the first patch of the image and operate the first function on the group of pixel values to provide a first processed group of pixel values;a delay system configured to receive, at a second cycle of the clock signal, the first processed group of pixel values from the first function operator and maintain the received first processed group of pixel values for a predetermined period of time to provide a delayed processed group of pixel values; anda second function operator configured to receive, from the first function operator at a third cycle, a second processed group of pixel values and, from the delay system, the delayed processed group of pixel values, and operate a second function on at least the second processed group and the delayed processed group to determine an output of the composite function on the first patch of the image. 2. The apparatus of claim 1, wherein the delay system comprises at least one register. 3. The apparatus of claim 1, wherein the group of pixel values comprises a column of the first patch in the image. 4. The apparatus of claim 3, wherein when the first patch of the image comprises N columns, the delay system is configured to provide N−1 delayed processed groups of pixel values in the first patch to the second function operator, wherein each of the N−1 delayed processed groups are delayed by a different amount of time, and wherein the second function operator is configured to operate the second function on the second processed group and each of the N−1 delayed processed groups to determine the output of the composite function. 5. The apparatus of claim 3, wherein when the first patch of the image comprises N columns, the delay system is configured to provide a single delayed processed group of pixel values in the first patch to the second function operator, wherein the delayed processed group is delayed by N clock cycles, and wherein the second function operator is configured to operate the second function on the second processed group, the single delayed processed group, and a previous output of the composite function to provide the output of the composite function on the first patch of the image. 6. The apparatus of claim 1, wherein the group of pixel values comprises a row of the first patch in the image. 7. The apparatus of claim 6, wherein when the first patch of the image comprises N rows, the delay system is configured to provide N−1 delayed processed groups of pixel values in the first patch to the second function operator, wherein each of the N−1 delayed processed groups are delayed by a different amount of time, and wherein the second function operator is configured to operate the second function on the second processed group and each of the N−1 delayed processed groups to determine the output of the composite function. 8. The apparatus of claim 6, wherein when the first patch of the image comprises N rows, the delay system is configured to provide a single delayed processed group to the second function operator, wherein the delayed processed group is delayed by N clock cycles, and wherein the second function operator is configured to operate the second function on the current processed group, the single delayed processed group, and a previous output of the composite function to provide the output of the composite function on the first patch of the image. 9. The apparatus of claim 1, wherein the first function operator is configured to compute a summation of squared difference between a reference value and each one of the group of pixel values. 10. The apparatus of claim 1, wherein the second function operator is configured to compute a summation of at least the second processed group and the delayed processed group to determine the output of the composite function. 11. The apparatus of claim 1, wherein the second function operator is configured to compute a difference of at least the second processed group and the delayed processed group to determine the output of the composite function. 12. The apparatus of claim 1, further comprising a third function operator operating in parallel with the second function operator, wherein the third function operator is configured to provide an output of the composite function on a second patch of the image that overlaps, in part, with the first patch of the image. 13. A method for operating a composite function, comprising a first function and a second function, on a first patch of an image using an apparatus implemented in a semiconductor integrated chip, the method comprising: receiving, at a first function operator of the apparatus at a first cycle of a clock signal, a group of pixel values associated with the first patch of the image and operating the first function on the group of pixel values to provide a first processed group of pixel values;receiving, at a delay system of the apparatus at a second cycle of the clock signal, the first processed group of pixel values from the first function operator and maintaining the received processed group of pixel values for a predetermined period of time to provide a delayed processed group of pixel values; andoperating, at a second function operator of the apparatus at a third cycle of the clock signal, a second processed group of pixel values received from the first function operator and the delayed processed group received from the delay system to determine an output of the composite function on the first patch of the image. 14. The method of claim 13, wherein the delay system comprises at least one register. 15. The method of claim 13, wherein the group of pixel values comprises a column of the first patch in the image. 16. The method of claim 15, wherein when the first patch of the image comprises N columns, the method further comprises: providing, by the delay system, N−1 delayed processed groups of pixel values in the first patch to the second function operator, wherein each of the N−1 delayed processed groups are delayed by a different number of clock cycles; andoperating, by the second function operator, the second function on the second processed group and all of the N−1 delayed processed groups to determine the output of the composite function. 17. The method of claim 15, when the first patch of the image comprises N columns, the method further comprises: providing, by the delay system, a single delayed processed group to the second function operator, wherein the delayed processed group is delayed by N clock cycles; andoperating, by the second function operator, the second function on at least the second processed group, the single delayed processed group, and a previous output of the composite function to provide the output of the composite function on the first patch of the image. 18. The method of claim 13, wherein the group of pixel values comprises a row of the first patch in the image. 19. The method of claim 13, wherein operating the first function comprises computing a summation of squared difference between a reference value and each one of the group of pixel values in parallel. 20. An apparatus implemented in a semiconductor integrated chip for denoising a pixel in an image, the apparatus comprising: a similarity metric computation block configured to determine a similarity metric between a source image patch, comprising the pixel, and one of a plurality of target image patches, wherein the similarity metric computation block comprises: a first function operator configured to receive, at a first cycle of a clock signal, a group of pixel values associated with the one of the target image patches and operate the first function on the group of pixel values and a value of the pixel in the source image patch to provide a first processed group of pixel values;a delay system configured to receive, at a second cycle of the clock signal, the first processed group of pixel values from the first function operator and maintain the first processed group of pixel values for a predetermined period of time to provide a delayed processed group of pixel values; anda second function operator configured to receive the second processed group of pixel values from the first function operator and the delayed processed group of pixel values from the delay system, and operate a second function on at least the second processed group and the delayed processed group to provide the similarity metric between the source image patch and the one of the target image patches;a weighted average block configured to average the value of the pixel with a corresponding value in the one of the target image patches in accordance with the similarity metric to provide a denoised value for the pixel in the image.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (33)
Comair, Claude; Li, Xin; Abou-Samra, Samir; Champagne, Robert; Fam, Sun Tjen; Ghali, Prasanna; Pan, Jun, 3D transformation matrix compression and decompression.
Seong,Nak hee; Lim,Kyoung mook; Jeong,Seh woong; Park,Jae hong; Im,Hyung jun; Bae,Gun young; Kim,Young duck, Apparatus and method for dispatching very long instruction word having variable length.
Iwata Yasushi,JPX ; Asato Akira,JPX, Data processing device to compress and decompress VLIW instructions by selectively storing non-branch NOP instructions.
Pitsianis,Nikos P.; Pechanek,Gerald George; Rodriguez,Ricardo, Efficient complex multiplication and fast fourier transform (FFT) implementation on the ManArray architecture.
Pitsianis, Nikos P.; Pechanek, Gerald G.; Rodriguez, Ricardo E., Efficient complex multiplication and fast fourier transform (FFT) implementation on the manarray architecture.
Coleman Charles H. (Redwood City CA) Miller Sidney D. (Mountain View CA) Smidth Peter (Menlo Park CA), Method and apparatus for image data compression using combined luminance/chrominance coding.
Gerald G. Pechanek ; Juan Guillermo Revilla ; Edwin F. Barry, Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor.
Pechanek Gerald G. ; Revilla Juan Guillermo ; Barry Edwin F., Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor.
Pechanek, Gerald G.; Revilla, Juan Guillermo; Barry, Edwin Franklin, Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor.
Drabenstott, Thomas L.; Pechanek, Gerald G.; Barry, Edwin F.; Kurak, Jr., Charles W., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
Drabenstott, Thomas L.; Pechanek, Gerald G.; Barry, Edwin F.; Kurak, Jr., Charles W., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
Drabenstott,Thomas L.; Pechanek,Gerald George; Barry,Edwin Franklin; Kurak, Jr.,Charles W., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
Drabenstott,Thomas L.; Penchanek,Gerald G.; Barry,Edwin F.; Kurak, Jr.,Charles W., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
Thomas L. Drabenstott ; Gerald G. Pechanek ; Edwin F. Barry ; Charles W. Kurak, Jr., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
Hall William E. (Beaverton OR) Stigers Dale A. (Hillsboro OR) Decker Leslie F. (Portland OR), Parallel vector processing system for individual and broadcast distribution of operands and control information.
Topham,Nigel Peter, Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned im.
Topham,Nigel Peter, Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned imaginary addresses derived from information stored in the program memory with the compressed instructions.
Booth, Jr.,Lawrence A.; Rosenzweig,Joel; Burr,Jeremy, System and method for high-speed communications between an application processor and coprocessor.
Haikonen Pentti,FIX ; Juhola Janne M.,FIX ; Latva-Rasku Petri,FIX, Video compressing method wherein the direction and location of contours within image blocks are defined using a binary picture of the block.
Iu, Siu-Leong; Davis, Malcom; Luo, Hui; Lin, Yun-Ting; Mercier, Guillaume; Bugwadia, Kobad, Watermarking system and methodology for digital multimedia content.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.