최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
DataON 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Edison 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Kafe 바로가기국가/구분 | United States(US) Patent 등록 |
---|---|
국제특허분류(IPC7판) |
|
출원번호 | US-0303587 (2014-06-12) |
등록번호 | US-9208279 (2015-12-08) |
발명자 / 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 | 피인용 횟수 : 1 인용 특허 : 541 |
A first linear-shaped conductive structure (LCS) forms a gate electrode (GE) of a first transistor of a first transistor type. A second LCS forms a GE of a first transistor of a second transistor type. A third LCS forms a GE of a fourth transistor of the first transistor type. A fourth LCS forms a G
A first linear-shaped conductive structure (LCS) forms a gate electrode (GE) of a first transistor of a first transistor type. A second LCS forms a GE of a first transistor of a second transistor type. A third LCS forms a GE of a fourth transistor of the first transistor type. A fourth LCS forms a GE of a fourth transistor of the second transistor type. Transistors of the first transistor type are collectively separated from transistors of the second transistor type by an inner region. Each of the first, second, third, and fourth LCS's has a respective electrical connection area. At least two of the electrical connection areas of the first, second, third, and fourth LCS's are located within the inner region. The first and fourth transistors of the first transistor type and the first and fourth transistors of the second transistor type form part of a cross-coupled transistor configuration.
1. A semiconductor chip, comprising: a region including at least nine linear-shaped conductive structures within a gate electrode level of the semiconductor chip, the at least nine linear-shaped conductive structures oriented to extend lengthwise in a first direction, each of the at least nine linea
1. A semiconductor chip, comprising: a region including at least nine linear-shaped conductive structures within a gate electrode level of the semiconductor chip, the at least nine linear-shaped conductive structures oriented to extend lengthwise in a first direction, each of the at least nine linear-shaped conductive structures positioned adjacent to another of the at least nine linear-shaped conductive structures in a second direction perpendicular to the first direction, each of the at least nine linear-shaped conductive structures having a corresponding lengthwise centerline oriented in the first direction, the at least nine linear-shaped conductive structures positioned such that lengthwise centerlines of adjacently positioned ones of the at least nine-linear-shaped conductive structures are separated from each other by a first pitch, the first pitch being a distance measured in the second direction that is less than 193 nanometers, each of the at least nine linear-shaped conductive structures having a corresponding width as measured in the second direction that is less than 193 nanometers, each of the at least nine linear-shaped conductive structures having a corresponding co-planar top surface,the region including a collection of transistors of a first transistor type and a collection of transistors of a second transistor type, the collection of transistors of the first transistor type separated from the collection of transistors of the second transistor type by an inner region that does not include a source or a drain of any transistor,the collection of transistors of the first transistor type including a first transistor of the first transistor type, a second transistor of the first transistor type, a third transistor of the first transistor type, and a fourth transistor of the first transistor type,the collection of transistors of the second transistor type including a first transistor of the second transistor type, a second transistor of the second transistor type, a third transistor of the second transistor type, and a fourth transistor of the second transistor type,the first, second, third, and fourth transistors of the first transistor type and the first, second, third, and fourth transistor of the second transistor type forming a portion of a digital logic circuit,the at least nine linear-shaped conductive structures including a first linear-shaped conductive structure that forms a gate electrode of the first transistor of the first transistor type, wherein any transistor having its gate electrode formed by the first linear-shaped conductive structure is of the first transistor type,the at least nine linear-shaped conductive structures including a second linear-shaped conductive structure that forms a gate electrode of the first transistor of the second transistor type, wherein any transistor having its gate electrode formed by the second linear-shaped conductive structure is of the second transistor type,the at least nine linear-shaped conductive structures including a third linear-shaped conductive structure that foams a gate electrode of the fourth transistor of the first transistor type, wherein any transistor having its gate electrode formed by the third linear-shaped conductive structure is of the first transistor type,the at least nine linear-shaped conductive structures including a fourth linear-shaped conductive structure that forms a gate electrode of the fourth transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fourth linear-shaped conductive structure is of the second transistor type,the lengthwise centerline of the first linear-shaped conductive structure substantially aligned with the lengthwise centerline of the second linear-shaped conductive structure such that the lengthwise centerlines of the first and second linear-shaped conductive structures are positioned on a substantially same line of extent in the first direction,the lengthwise centerline of the third linear-shaped conductive structure substantially aligned with the lengthwise centerline of the fourth linear-shaped conductive structure such that the lengthwise centerlines of the third and fourth linear-shaped conductive structures are positioned on a substantially same line of extent in the first direction,the gate electrode of the first transistor of the first transistor type electrically connected to the gate electrode of the fourth transistor of the second transistor type,the gate electrode of the second transistor of the first transistor type electrically connected to the gate electrode of the second transistor of the second transistor type,the gate electrode of the third transistor of the first transistor type electrically connected to the gate electrode of the third transistor of the second transistor type,the gate electrode of the fourth transistor of the first transistor type electrically connected to the gate electrode of the first transistor of the second transistor type,the gate electrodes of both the second and third transistors of the first transistor type located between the gate electrodes of the first and fourth transistors of the first transistor type in the second direction,the gate electrodes of both the second and third transistors of the second transistor type located between the gate electrodes of the first and fourth transistors of the second transistor type in the second direction,the second transistor of the first transistor type having a first diffusion terminal physically and electrically connected to a first diffusion terminal of the third transistor of the first transistor type, the first diffusion terminal of the second transistor of the first transistor type electrically connected to a common node, the first diffusion terminal of the third transistor of the first transistor type electrically connected to the common node,the second transistor of the second transistor type having a first diffusion terminal physically and electrically connected to a first diffusion terminal of the third transistor of the second transistor type, the first diffusion terminal of the second transistor of the second transistor type electrically connected to the common node, the first diffusion terminal of the third transistor of the second transistor type electrically connected to the common node,the second transistor of the first transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the first transistor of the first transistor type,the second transistor of the second transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the first transistor of the second transistor type,the third transistor of the first transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the fourth transistor of the first transistor type,the third transistor of the second transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the fourth transistor of the second transistor type,the first linear-shaped conductive structure including an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the first linear-shaped conductive structure being the only portion of the first linear-shaped conductive structure above a substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the second linear-shaped conductive structure including an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the second linear-shaped conductive structure being the only portion of the second linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the third linear-shaped conductive structure including an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the third linear-shaped conductive structure being the only portion of the third linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the fourth linear-shaped conductive structure including an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the fourth linear-shaped conductive structure being the only portion of the fourth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,at least two of the electrical connection areas of the first, second, third, and fourth linear-shaped conductive structures located within the inner region. 2. The semiconductor chip as recited in claim 1, wherein at least two of the first, second, third, and fourth linear-shaped conductive structures have different lengths as measured in the first direction. 3. The semiconductor chip as recited in claim 2, wherein the at least nine linear-shaped conductive structures include a fifth linear-shaped conductive structure that forms both a gate electrode of the second transistor of the first transistor type and a gate electrode of the second transistor of the second transistor type, the at least nine linear-shaped conductive structures including a sixth linear-shaped conductive structure that forms both a gate electrode of the third transistor of the first transistor type and a gate electrode of the third transistor of the second transistor type,wherein the fifth linear-shaped conductive structure is positioned adjacent to both the first and second linear-shaped conductive structures in the second direction,wherein the fifth linear-shaped conductive structure is positioned adjacent to the sixth linear-shaped conductive structure in the second direction,wherein the sixth linear-shaped conductive structure is positioned adjacent to both the third and fourth linear-shaped conductive structures in the second direction. 4. The semiconductor chip as recited in claim 3, wherein the at least nine linear-shaped conductive structures include a seventh linear-shaped conductive structure that does not form a gate electrode of any transistor, the seventh linear-shaped conductive structure positioned in a side-by-side manner with multiple adjacently positioned linear-shaped conductive structures that collectively form gate electrodes of two adjacently positioned transistors of the first transistor type and gate electrodes of two adjacently positioned transistors of the second transistor type,at least one of the multiple adjacently positioned linear-shaped conductive structures being a multiple gate electrode forming linear-shaped conductive structure that forms both a gate electrode of one of the two adjacently positioned transistors of the first transistor type and a gate electrode of one of the two adjacently positioned transistors of the second transistor type,the seventh linear-shaped conductive structure and each of the multiple adjacently positioned linear-shaped conductive structures having a corresponding lengthwise centerline oriented in the first direction,the seventh linear-shaped conductive structure having a total length as measured in the first direction at least equal to a total length of the multiple gate electrode forming linear-shaped conductive structure as measured in the first direction,the lengthwise centerline of the seventh linear-shaped conductive structure separated from each lengthwise centerline of each of the multiple adjacently positioned linear-shaped conductive structures by a distance as measured in the second direction substantially equal to the first pitch,the seventh linear-shaped conductive structure defined to extend lengthwise from a first end of the seventh linear-shaped conductive structure to a second end of the seventh linear-shaped conductive structure,the first end of the seventh linear-shaped conductive structure substantially aligned with an end of at least one of the multiple adjacently positioned linear-shaped conductive structures that forms the gate electrode of one of the two adjacently positioned transistors of the first transistor type,the second end of the seventh linear-shaped conductive structure substantially aligned with an end of at least one of the multiple adjacently positioned linear-shaped conductive structures that forms the gate electrode of one of the two adjacently positioned transistors of the second transistor type. 5. The semiconductor chip as recited in claim 4, further comprising: a first gate contact in physical contact with the electrical connection area of the first linear-shaped conductive structure, the first gate contact formed to extend in a vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the first linear-shaped conductive structure through a dielectric material to contact a corresponding higher level interconnect conductive structure,a second gate contact in physical contact with the electrical connection area of the second linear-shaped conductive structure, the second gate contact formed to extend in the vertical direction from the electrical connection area of the second linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,a third gate contact in physical contact with the electrical connection area of the third linear-shaped conductive structure, the third gate contact formed to extend in the vertical direction from the electrical connection area of the third linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,a fourth gate contact in physical contact with the electrical connection area of the fourth linear-shaped conductive structure, the fourth gate contact formed to extend in the vertical direction from the electrical connection area of the fourth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure. 6. The semiconductor chip as recited in claim 5, further comprising: a first diffusion contact; anda second diffusion contact,the first diffusion contact defined to physically contact one or both of the first diffusion terminals of the second and third transistors of the first transistor type,the second diffusion contact defined to physically contact one or both of the first diffusion terminals of the second and third transistors of the second transistor type,the common node including a common node electrical connection including the first and second diffusion contacts and at least one corresponding higher level interconnect conductive structure. 7. The semiconductor chip as recited in claim 6, wherein the gate electrode of the first transistor of the first transistor type is electrically connected to the gate electrode of the fourth transistor of the second transistor type through a first gate electrode electrical connection, wherein the gate electrode of the first transistor of the second transistor type is electrically connected to the gate electrode of the fourth transistor of the first transistor type through a second gate electrode electrical connection,wherein at least one of the first gate electrode electrical connection, the second gate electrode electrical connection, and the common node electrical connection includes one or more linear-shaped higher level interconnect conductive structures and does not include any non-linear-shaped higher level interconnect conductive structure. 8. The semiconductor chip as recited in claim 4, wherein the fifth linear-shaped conductive structure includes an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the fifth linear-shaped conductive structure being the only portion of the fifth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit, the sixth linear-shaped conductive structure including an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the sixth linear-shaped conductive structure being the only portion of the sixth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,at least four of the electrical connection areas of the first, second, third, fourth, fifth, and sixth linear-shaped conductive structures located within the inner region. 9. The semiconductor chip as recited in claim 8, further comprising: a first gate contact in physical contact with the electrical connection area of the first linear-shaped conductive structure, the first gate contact formed to extend in a vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the first linear-shaped conductive structure through a dielectric material to contact a corresponding higher level interconnect conductive structure,a second gate contact in physical contact with the electrical connection area of the second linear-shaped conductive structure, the second gate contact formed to extend in the vertical direction from the electrical connection area of the second linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,a third gate contact in physical contact with the electrical connection area of the third linear-shaped conductive structure, the third gate contact formed to extend in the vertical direction from the electrical connection area of the third linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,a fourth gate contact in physical contact with the electrical connection area of the fourth linear-shaped conductive structure, the fourth gate contact formed to extend in the vertical direction from the electrical connection area of the fourth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structurea fifth gate contact in physical contact with the electrical connection area of the fifth linear-shaped conductive structure, the fifth gate contact formed to extend in the vertical direction from the electrical connection area of the fifth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structurea sixth gate contact in physical contact with the electrical connection area of the sixth linear-shaped conductive structure, the sixth gate contact formed to extend in the vertical direction from the electrical connection area of the sixth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure. 10. The semiconductor chip as recited in claim 1, further comprising: an interconnect level formed above the gate electrode level, the interconnect level within the region including linear-shaped interconnect conductive structures oriented to extend lengthwise in a parallel orientation with respect to each other, a vertical location of lower surfaces of the linear-shaped interconnect conductive structures relative to the substrate of the semiconductor chip being farther away from the substrate of the semiconductor chip than a vertical location of upper surfaces of the at least nine linear-shaped conductive structures relative to the substrate of the semiconductor chip,the common node including a common node electrical connection between the first diffusion terminals of the second and third transistors of the first transistor type and the first diffusion terminals of the second and third transistors of the second transistor type,the gate electrode of the first transistor of the first transistor type electrically connected to the gate electrode of the fourth transistor of the second transistor type through a first gate electrode electrical connection,the gate electrode of the first transistor of the second transistor type electrically connected to the gate electrode of the fourth transistor of the first transistor type through a second gate electrode electrical connection,at least one of the linear-shaped interconnect conductive structures in the interconnect level within the region forming part of at least one of the common node electrical connection, the first gate electrode electrical connection, and the second gate electrode electrical connection. 11. The semiconductor chip as recited in claim 10, wherein the linear-shaped interconnect conductive structures in the interconnect level within the region are oriented to extend lengthwise in the first direction, some of the linear-shaped interconnect conductive structures in the interconnect level within the region positioned such that lengthwise oriented centerlines of some adjacently positioned ones of the linear-shaped interconnect conductive structures in the interconnect level within the region are separated from each other by a second pitch as measured in the second direction,the second pitch equal to the first pitch multiplied by a ratio of integer values. 12. The semiconductor chip as recited in claim 11, wherein all interconnect conductive structures in the interconnect level within the region are linear-shaped. 13. The semiconductor chip as recited in claim 10, wherein the linear-shaped interconnect conductive structures in the interconnect level within the region are oriented to extend lengthwise in the first direction, each of the linear-shaped interconnect conductive structures in the interconnect level within the region positioned to have its lengthwise oriented centerline substantially centered in the second direction between lengthwise oriented centerlines of at least two adjacently positioned ones of the at least nine linear-shaped conductive structures in the gate electrode level. 14. The semiconductor chip as recited in claim 12, wherein all interconnect conductive structures in the interconnect level within the region are linear-shaped. 15. The semiconductor chip as recited in claim 1, wherein the at least nine linear-shaped conductive structures include a fifth linear-shaped conductive structure that forms both a gate electrode of the second transistor of the first transistor type and a gate electrode of the second transistor of the second transistor type, the at least nine linear-shaped conductive structures including a sixth linear-shaped conductive structure that forms both a gate electrode of the third transistor of the first transistor type and a gate electrode of the third transistor of the second transistor type,wherein the fifth linear-shaped conductive structure is positioned adjacent to both the first and second linear-shaped conductive structures in the second direction,wherein the fifth linear-shaped conductive structure is positioned adjacent to the sixth linear-shaped conductive structure in the second direction,wherein the sixth linear-shaped conductive structure is positioned adjacent to both the third and fourth linear-shaped conductive structures in the second direction. 16. The semiconductor chip as recited in claim 15, wherein the at least nine linear-shaped conductive structures include a seventh linear-shaped conductive structure that does not form a gate electrode of any transistor, the seventh linear-shaped conductive structure positioned in a side-by-side manner with multiple adjacently positioned linear-shaped conductive structures that collectively form gate electrodes of two adjacently positioned transistors of the first transistor type and gate electrodes of two adjacently positioned transistors of the second transistor type,at least one of the multiple adjacently positioned linear-shaped conductive structures being a multiple gate electrode forming linear-shaped conductive structure that forms both a gate electrode of one of the two adjacently positioned transistors of the first transistor type and a gate electrode of one of the two adjacently positioned transistors of the second transistor type,the seventh linear-shaped conductive structure and each of the multiple adjacently positioned linear-shaped conductive structures having a corresponding lengthwise centerline oriented in the first direction,the seventh linear-shaped conductive structure having a total length as measured in the first direction at least equal to a total length of the multiple gate electrode forming linear-shaped conductive structure as measured in the first direction,the lengthwise centerline of the seventh linear-shaped conductive structure separated from each lengthwise centerline of each of the multiple adjacently positioned linear-shaped conductive structures by a distance as measured in the second direction substantially equal to the first pitch,the seventh linear-shaped conductive structure defined to extend lengthwise from a first end of the seventh linear-shaped conductive structure to a second end of the seventh linear-shaped conductive structure,the first end of the seventh linear-shaped conductive structure substantially aligned with an end of at least one of the multiple adjacently positioned linear-shaped conductive structures that forms the gate electrode of one of the two adjacently positioned transistors of the first transistor type,the second end of the seventh linear-shaped conductive structure substantially aligned with an end of at least one of the multiple adjacently positioned linear-shaped conductive structures that forms the gate electrode of one of the two adjacently positioned transistors of the second transistor type. 17. The semiconductor chip as recited in claim 16, wherein the collection of transistors of the first transistor type and the collection of transistors of the second transistor type are included within a single integrated circuit layout cell. 18. The semiconductor chip as recited in claim 17, further comprising: an interconnect level formed above the gate electrode level, the interconnect level within the region including at least one interconnect conductive structure, a vertical location of a lower surface of the at least one interconnect conductive structure relative to the substrate of the semiconductor chip being farther away from the substrate of the semiconductor chip than a vertical location of upper surfaces of the at least nine linear-shaped conductive structures relative to the substrate of the semiconductor chip; anda conductive contact structure extending from the at least one interconnect conductive structure in the interconnect level within the region through a dielectric material present between the interconnect level and the gate electrode level, the conductive contact structure having a vertical size as measured in a vertical direction relative to the substrate of the semiconductor chip that is at least as large as a vertical distance between the lower surface of the at least one interconnect conductive structure and the upper surfaces of the at least nine linear-shaped conductive structures as measured in the vertical direction relative to the substrate of the semiconductor chip,the common node including a common node electrical connection between the first diffusion terminals of the second and third transistors of the first transistor type and the first diffusion terminals of the second and third transistors of the second transistor type,the gate electrode of the first transistor of the first transistor type electrically connected to the gate electrode of the fourth transistor of the second transistor type through a first gate electrode electrical connection,the gate electrode of the first transistor of the second transistor type electrically connected to the gate electrode of the fourth transistor of the first transistor type through a second gate electrode electrical connection,at least one of the common node electrical connection, the first gate electrode electrical connection, and the second gate electrode electrical connection including the at least one interconnect conductive structure in the interconnect level within the region and the conductive contact structure. 19. The semiconductor chip as recited in claim 18, wherein the fifth linear-shaped conductive structure includes an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the fifth linear-shaped conductive structure being the only portion of the fifth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit, wherein the sixth linear-shaped conductive structure includes an electrical connection area in physical connection with another conductive structure of the digital logic circuit, the electrical connection area of the sixth linear-shaped conductive structure being the only portion of the sixth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,wherein at least four of the electrical connection areas of the first, second, third, fourth, fifth, and sixth linear-shaped conductive structures are located within the inner region,the semiconductor chip including a first gate contact in physical contact with the electrical connection area of the first linear-shaped conductive structure, the first gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the first linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,the semiconductor chip including a second gate contact in physical contact with the electrical connection area of the second linear-shaped conductive structure, the second gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the second linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,the semiconductor chip including a third gate contact in physical contact with the electrical connection area of the third linear-shaped conductive structure, the third gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the third linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,the semiconductor chip including a fourth gate contact in physical contact with the electrical connection area of the fourth linear-shaped conductive structure, the fourth gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the fourth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,the semiconductor chip including a fifth gate contact in physical contact with the electrical connection area of the fifth linear-shaped conductive structure, the fifth gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the fifth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,the semiconductor chip including a sixth gate contact in physical contact with the electrical connection area of the sixth linear-shaped conductive structure, the sixth gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the sixth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure. 20. The semiconductor chip as recited in claim 17, wherein a first end of the first linear-shaped conductive structure is separated from a first end of the second linear-shaped conductive structure by a first end-to-end spacing as measured in the first direction, a first end of the third linear-shaped conductive structure separated from a first end of the fourth linear-shaped conductive structure by a second end-to-end spacing as measured in the first direction,at least a portion of the first end-to-end spacing having a location relative to the first direction that is the same as a location of at least a portion of the second end-to-end spacing relative to the first direction. 21. The semiconductor chip as recited in claim 20, further comprising: an interconnect level formed above the gate electrode level, the interconnect level within the region including linear-shaped interconnect conductive structures oriented to extend lengthwise in a parallel orientation with respect to each other, a vertical location of lower surfaces of the linear-shaped interconnect conductive structures relative to the substrate of the semiconductor chip being farther away from the substrate of the semiconductor chip than a vertical location of upper surfaces of the at least nine linear-shaped conductive structures relative to the substrate of the semiconductor chip,the common node including a common node electrical connection between the first diffusion terminals of the second and third transistors of the first transistor type and the first diffusion terminals of the second and third transistors of the second transistor type,the gate electrode of the first transistor of the first transistor type electrically connected to the gate electrode of the fourth transistor of the second transistor type through a first gate electrode electrical connection,the gate electrode of the first transistor of the second transistor type electrically connected to the gate electrode of the fourth transistor of the first transistor type through a second gate electrode electrical connection,at least one of the linear-shaped interconnect conductive structures in the interconnect level within the region forming part of at least one of the common node electrical connection, the first gate electrode electrical connection, and the second gate electrode electrical connection,the linear-shaped interconnect conductive structures in the interconnect level within the region oriented to extend lengthwise in the first direction,some of the linear-shaped interconnect conductive structures in the interconnect level within the region positioned such that lengthwise oriented centerlines of some adjacently positioned ones of the linear-shaped interconnect conductive structures in the interconnect level within the region are separated from each other by a second pitch as measured in the second direction,the second pitch equal to the first pitch multiplied by a ratio of integer values. 22. The semiconductor chip as recited in claim 21, wherein all interconnect conductive structures in the interconnect level within the region are linear-shaped. 23. The semiconductor chip as recited in claim 1, further comprising: a first gate contact in physical contact with the electrical connection area of the first linear-shaped conductive structure, the first gate contact formed to extend in a vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the first linear-shaped conductive structure through a dielectric material to contact a corresponding higher level interconnect conductive structure,a second gate contact in physical contact with the electrical connection area of the second linear-shaped conductive structure, the second gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the second linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,a third gate contact in physical contact with the electrical connection area of the third linear-shaped conductive structure, the third gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the third linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure,a fourth gate contact in physical contact with the electrical connection area of the fourth linear-shaped conductive structure, the fourth gate contact formed to extend in the vertical direction substantially perpendicular to the substrate of the semiconductor chip from the electrical connection area of the fourth linear-shaped conductive structure through the dielectric material to contact a corresponding higher level interconnect conductive structure. 24. The semiconductor chip as recited in claim 23, wherein the at least nine linear-shaped conductive structures include a fifth linear-shaped conductive structure that forms both a gate electrode of the second transistor of the first transistor type and a gate electrode of the second transistor of the second transistor type, the at least nine linear-shaped conductive structures including a sixth linear-shaped conductive structure that forms both a gate electrode of the third transistor of the first transistor type and a gate electrode of the third transistor of the second transistor type,wherein the fifth linear-shaped conductive structure is positioned adjacent to both the first and second linear-shaped conductive structures in the second direction,wherein the fifth linear-shaped conductive structure is positioned adjacent to the sixth linear-shaped conductive structure in the second direction,wherein the sixth linear-shaped conductive structure is positioned adjacent to both the third and fourth linear-shaped conductive structures in the second direction. 25. The semiconductor chip as recited in claim 24, wherein the at least nine linear-shaped conductive structures include a seventh linear-shaped conductive structure that does not form a gate electrode of any transistor, the seventh linear-shaped conductive structure positioned in a side-by-side manner with multiple adjacently positioned linear-shaped conductive structures that collectively form gate electrodes of two adjacently positioned transistors of the first transistor type and gate electrodes of two adjacently positioned transistors of the second transistor type,at least one of the multiple adjacently positioned linear-shaped conductive structures being a multiple gate electrode forming linear-shaped conductive structure that forms both a gate electrode of one of the two adjacently positioned transistors of the first transistor type and a gate electrode of one of the two adjacently positioned transistors of the second transistor type,the seventh linear-shaped conductive structure and each of the multiple adjacently positioned linear-shaped conductive structures having a corresponding lengthwise centerline oriented in the first direction,the seventh linear-shaped conductive structure having a total length as measured in the first direction at least equal to a total length of the multiple gate electrode forming linear-shaped conductive structure as measured in the first direction,the lengthwise centerline of the seventh linear-shaped conductive structure separated from each lengthwise centerline of each of the multiple adjacently positioned linear-shaped conductive structures by a distance as measured in the second direction substantially equal to the first pitch,the seventh linear-shaped conductive structure defined to extend lengthwise from a first end of the seventh linear-shaped conductive structure to a second end of the seventh linear-shaped conductive structure,the first end of the seventh linear-shaped conductive structure substantially aligned with an end of at least one of the multiple adjacently positioned linear-shaped conductive structures that forms the gate electrode of one of the two adjacently positioned transistors of the first transistor type,the second end of the seventh linear-shaped conductive structure substantially aligned with an end of at least one of the multiple adjacently positioned linear-shaped conductive structures that forms the gate electrode of one of the two adjacently positioned transistors of the second transistor type. 26. The semiconductor chip as recited in claim 25, wherein a first end of the first linear-shaped conductive structure is separated from a first end of the second linear-shaped conductive structure by a first end-to-end spacing as measured in the first direction, a first end of the third linear-shaped conductive structure separated from a first end of the fourth linear-shaped conductive structure by a second end-to-end spacing as measured in the first direction,at least a portion of the first end-to-end spacing having a location relative to the first direction that is the same as a location of at least a portion of the second end-to-end spacing relative to the first direction,the collection of transistors of the first transistor type and the collection of transistors of the second transistor type included within a single integrated circuit layout cell. 27. The semiconductor chip as recited in claim 26, wherein at least two of the first, second, third, and fourth linear-shaped conductive structures have different lengths as measured in the first direction. 28. The semiconductor chip as recited in claim 1, further comprising: a local interconnect conductive structure defined to physically connect with each of two of the at least nine linear-shaped conductive structures whose lengthwise centerlines are separated by a distance as measured in the second direction substantially equal to an integer multiple of the first pitch, the local interconnect structure located above the co-planar top surfaces of the at least nine linear-shaped conductive structures. 29. A method for creating a layout of an integrated circuit for a semiconductor chip, comprising: operating a computer to define a layout of a region of the semiconductor chip including layout features for at least nine linear-shaped conductive structures within a gate electrode level of the semiconductor chip, the at least nine linear-shaped conductive structures oriented to extend lengthwise in a first direction, each of the at least nine linear-shaped conductive structures positioned adjacent to another of the at least nine linear-shaped conductive structures in a second direction perpendicular to the first direction, each of the at least nine linear-shaped conductive structures having a corresponding lengthwise centerline oriented in the first direction, the at least nine linear-shaped conductive structures positioned such that lengthwise centerlines of adjacently positioned ones of the at least nine-linear-shaped conductive structures are separated from each other by a first pitch, the first pitch being a distance measured in the second direction that is less than 193 nanometers, each of the at least nine linear-shaped conductive structures having a corresponding width as measured in the second direction that is less than 193 nanometers, each of the at least nine linear-shaped conductive structures defined to have a corresponding co-planar top surface when manufactured,the layout of the region including a collection of transistors of a first transistor type and a collection of transistors of a second transistor type, the collection of transistors of the first transistor type separated from the collection of transistors of the second transistor type by an inner region that does not include a source or a drain of any transistor,the collection of transistors of the first transistor type including a first transistor of the first transistor type, a second transistor of the first transistor type, a third transistor of the first transistor type, and a fourth transistor of the first transistor type,the collection of transistors of the second transistor type including a first transistor of the second transistor type, a second transistor of the second transistor type, a third transistor of the second transistor type, and a fourth transistor of the second transistor type,the first, second, third, and fourth transistors of the first transistor type and the first, second, third, and fourth transistor of the second transistor type forming a portion of a digital logic circuit,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a first linear-shaped conductive structure that forms a gate electrode of the first transistor of the first transistor type, wherein any transistor having its gate electrode formed by the first linear-shaped conductive structure is of the first transistor type,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a second linear-shaped conductive structure that forms a gate electrode of the first transistor of the second transistor type, wherein any transistor having its gate electrode formed by the second linear-shaped conductive structure is of the second transistor type,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a third linear-shaped conductive structure that forms a gate electrode of the fourth transistor of the first transistor type, wherein any transistor having its gate electrode formed by the third linear-shaped conductive structure is of the first transistor type,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a fourth linear-shaped conductive structure that forms a gate electrode of the fourth transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fourth linear-shaped conductive structure is of the second transistor type,the lengthwise centerline of the layout feature of the first linear-shaped conductive structure substantially aligned with the lengthwise centerline of the layout feature of the second linear-shaped conductive structure such that the lengthwise centerlines of the first and second linear-shaped conductive structures are positioned on a substantially same line of extent in the first direction,the lengthwise centerline of the layout feature of the third linear-shaped conductive structure substantially aligned with the lengthwise centerline of the layout feature of the fourth linear-shaped conductive structure such that the lengthwise centerlines of the third and fourth linear-shaped conductive structures are positioned on a substantially same line of extent in the first direction,the gate electrode of the first transistor of the first transistor type electrically connected to the gate electrode of the fourth transistor of the second transistor type in the digital logic circuit,the gate electrode of the second transistor of the first transistor type electrically connected to the gate electrode of the second transistor of the second transistor type in the digital logic circuit,the gate electrode of the third transistor of the first transistor type electrically connected to the gate electrode of the third transistor of the second transistor type in the digital logic circuit,the gate electrode of the fourth transistor of the first transistor type electrically connected to the gate electrode of the first transistor of the second transistor type in the digital logic circuit,the gate electrodes of both the second and third transistors of the first transistor type located between the gate electrodes of the first and fourth transistors of the first transistor type in the second direction,the gate electrodes of both the second and third transistors of the second transistor type located between the gate electrodes of the first and fourth transistors of the second transistor type in the second direction,the second transistor of the first transistor type having a first diffusion terminal physically and electrically connected to a first diffusion terminal of the third transistor of the first transistor type in the digital logic circuit, the first diffusion terminal of the second transistor of the first transistor type electrically connected to a common node in the digital logic circuit, the first diffusion terminal of the third transistor of the first transistor type electrically connected to the common node in the digital logic circuit,the second transistor of the second transistor type having a first diffusion terminal physically and electrically connected to a first diffusion terminal of the third transistor of the second transistor type in the digital logic circuit, the first diffusion terminal of the second transistor of the second transistor type electrically connected to the common node in the digital logic circuit, the first diffusion terminal of the third transistor of the second transistor type electrically connected to the common node in the digital logic circuit,the second transistor of the first transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the first transistor of the first transistor type in the digital logic circuit,the second transistor of the second transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the first transistor of the second transistor type in the digital logic circuit,the third transistor of the first transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the fourth transistor of the first transistor type in the digital logic circuit,the third transistor of the second transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the fourth transistor of the second transistor type in the digital logic circuit,the layout feature of the first linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the first linear-shaped conductive structure being the only portion of the first linear-shaped conductive structure above a substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the layout feature of the second linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the second linear-shaped conductive structure being the only portion of the second linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the layout feature of the third linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the third linear-shaped conductive structure being the only portion of the third linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the layout feature of the fourth linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the fourth linear-shaped conductive structure being the only portion of the fourth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,at least two of the electrical connection areas of the layout features of the first, second, third, and fourth linear-shaped conductive structures located within the inner region. 30. A data storage device having program instructions stored thereon for generating a layout of an integrated circuit for a semiconductor chip, comprising: program instructions for defining a layout of a region of the semiconductor chip including layout features for at least nine linear-shaped conductive structures within a gate electrode level of the semiconductor chip, the at least nine linear-shaped conductive structures oriented to extend lengthwise in a first direction, each of the at least nine linear-shaped conductive structures positioned adjacent to another of the at least nine linear-shaped conductive structures in a second direction perpendicular to the first direction, each of the at least nine linear-shaped conductive structures having a corresponding lengthwise centerline oriented in the first direction, the at least nine linear-shaped conductive structures positioned such that lengthwise centerlines of adjacently positioned ones of the at least nine-linear-shaped conductive structures are separated from each other by a first pitch, the first pitch being a distance measured in the second direction that is less than 193 nanometers, each of the at least nine linear-shaped conductive structures having a corresponding width as measured in the second direction that is less than 193 nanometers, each of the at least nine linear-shaped conductive structures defined to have a corresponding co-planar top surface when manufactured,the layout of the region including a collection of transistors of a first transistor type and a collection of transistors of a second transistor type, the collection of transistors of the first transistor type separated from the collection of transistors of the second transistor type by an inner region that does not include a source or a drain of any transistor,the collection of transistors of the first transistor type including a first transistor of the first transistor type, a second transistor of the first transistor type, a third transistor of the first transistor type, and a fourth transistor of the first transistor type,the collection of transistors of the second transistor type including a first transistor of the second transistor type, a second transistor of the second transistor type, a third transistor of the second transistor type, and a fourth transistor of the second transistor type,the first, second, third, and fourth transistors of the first transistor type and the first, second, third, and fourth transistor of the second transistor type forming a portion of a digital logic circuit,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a first linear-shaped conductive structure that forms a gate electrode of the first transistor of the first transistor type, wherein any transistor having its gate electrode formed by the first linear-shaped conductive structure is of the first transistor type,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a second linear-shaped conductive structure that forms a gate electrode of the first transistor of the second transistor type, wherein any transistor having its gate electrode formed by the second linear-shaped conductive structure is of the second transistor type,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a third linear-shaped conductive structure that forms a gate electrode of the fourth transistor of the first transistor type, wherein any transistor having its gate electrode formed by the third linear-shaped conductive structure is of the first transistor type,the layout features for the at least nine linear-shaped conductive structures including a layout feature of a fourth linear-shaped conductive structure that forms a gate electrode of the fourth transistor of the second transistor type, wherein any transistor having its gate electrode formed by the fourth linear-shaped conductive structure is of the second transistor type,the lengthwise centerline of the layout feature of the first linear-shaped conductive structure substantially aligned with the lengthwise centerline of the layout feature of the second linear-shaped conductive structure such that the lengthwise centerlines of the first and second linear-shaped conductive structures are positioned on a substantially same line of extent in the first direction,the lengthwise centerline of the layout feature of the third linear-shaped conductive structure substantially aligned with the lengthwise centerline of the layout feature of the fourth linear-shaped conductive structure such that the lengthwise centerlines of the third and fourth linear-shaped conductive structures are positioned on a substantially same line of extent in the first direction,the gate electrode of the first transistor of the first transistor type electrically connected to the gate electrode of the fourth transistor of the second transistor type in the digital logic circuit,the gate electrode of the second transistor of the first transistor type electrically connected to the gate electrode of the second transistor of the second transistor type in the digital logic circuit,the gate electrode of the third transistor of the first transistor type electrically connected to the gate electrode of the third transistor of the second transistor type in the digital logic circuit,the gate electrode of the fourth transistor of the first transistor type electrically connected to the gate electrode of the first transistor of the second transistor type in the digital logic circuit,the gate electrodes of both the second and third transistors of the first transistor type located between the gate electrodes of the first and fourth transistors of the first transistor type in the second direction,the gate electrodes of both the second and third transistors of the second transistor type located between the gate electrodes of the first and fourth transistors of the second transistor type in the second direction,the second transistor of the first transistor type having a first diffusion terminal physically and electrically connected to a first diffusion terminal of the third transistor of the first transistor type in the digital logic circuit, the first diffusion terminal of the second transistor of the first transistor type electrically connected to a common node in the digital logic circuit, the first diffusion terminal of the third transistor of the first transistor type electrically connected to the common node in the digital logic circuit,the second transistor of the second transistor type having a first diffusion terminal physically and electrically connected to a first diffusion terminal of the third transistor of the second transistor type in the digital logic circuit, the first diffusion terminal of the second transistor of the second transistor type electrically connected to the common node in the digital logic circuit, the first diffusion terminal of the third transistor of the second transistor type electrically connected to the common node in the digital logic circuit,the second transistor of the first transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the first transistor of the first transistor type in the digital logic circuit,the second transistor of the second transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the first transistor of the second transistor type in the digital logic circuit,the third transistor of the first transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the fourth transistor of the first transistor type in the digital logic circuit,the third transistor of the second transistor type having a second diffusion terminal electrically connected to a first diffusion terminal of the fourth transistor of the second transistor type in the digital logic circuit,the layout feature of the first linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the first linear-shaped conductive structure being the only portion of the first linear-shaped conductive structure above a substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the layout feature of the second linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the second linear-shaped conductive structure being the only portion of the second linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the layout feature of the third linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the third linear-shaped conductive structure being the only portion of the third linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,the layout feature of the fourth linear-shaped conductive structure including an electrical connection area for physical connection to another conductive structure of the digital logic circuit, the electrical connection area of the fourth linear-shaped conductive structure being the only portion of the fourth linear-shaped conductive structure above the substrate of the semiconductor chip that is in physical connection with another conductive structure of the digital logic circuit,at least two of the electrical connection areas of the layout features of the first, second, third, and fourth linear-shaped conductive structures located within the inner region.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.