Mechanism for enabling full data bus utilization without increasing data granularity
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-012/00
G11C-007/10
G06F-003/06
출원번호
US-0476334
(2014-09-03)
등록번호
US-9257161
(2016-02-09)
발명자
/ 주소
Garrett, Jr., Billy
출원인 / 주소
Rambus Inc.
인용정보
피인용 횟수 :
1인용 특허 :
81
초록▼
A memory is disclosed comprising a first memory portion, a second memory portion, and an interface, wherein the memory portions are electrically isolated from each other and the interface is capable of receiving a row command and a column command in the time it takes to cycle the memory once. By int
A memory is disclosed comprising a first memory portion, a second memory portion, and an interface, wherein the memory portions are electrically isolated from each other and the interface is capable of receiving a row command and a column command in the time it takes to cycle the memory once. By interleaving access requests (comprising row commands and column commands) to the different portions of the memory, and by properly timing these access requests, it is possible to achieve full data bus utilization in the memory without increasing data granularity.
대표청구항▼
1. A memory controller to control a memory device having first and second storage arrays, the memory controller comprising: circuitry to receive commands for execution by the memory device;circuitry to selectively delay each of the commands; andcircuitry to transmit each of the selectively-delayed c
1. A memory controller to control a memory device having first and second storage arrays, the memory controller comprising: circuitry to receive commands for execution by the memory device;circuitry to selectively delay each of the commands; andcircuitry to transmit each of the selectively-delayed commands to the memory device as a sequence of the commands;wherein the circuitry to selectively delay each of the commands is to delay each given command if the given command and any prior command in the sequence separated from the given command by less than a predetermined time interval are directed to a same one of the first and second storage arrays, andto not delay the given command if (a) the given command and(b) all prior commands in the sequence separated from the given command by less than the predetermined time interval,are such that (a) and (b) are directed to different ones of the first and second storage arrays; andwherein the selectively-delayed commands comprise distinct row access commands and column access commands, and wherein the memory controller can transmit a row access command directed to the first storage array contemporaneous with transmission of a column access command directed to the second storage array, and can transmit a column access command directed to the first storage array contemporaneous with transmission of a row access command directed to the second storage array. 2. The memory controller of claim 1, adapted for use where the first and second storage arrays of the memory device are electrically isolated from each other, wherein the memory controller can transmit consecutive first and second commands in the sequence to the memory device, via a common memory interface, in a manner unseparated by any bus idle time, provided that the second command in the sequence does not follow a prior command directed to the common one of the first and second storage arrays by less than the predetermined time interval. 3. The memory controller of claim 1, adapted for use where the first and second storage arrays of the memory device are electrically isolated from each other, wherein the memory controller can transmit consecutive first and second commands in the sequence to the memory device, via a common memory interface, in a manner unseparated by any minimum time period, provided that the second command in the sequence does not follow a prior command directed to the common one of the first and second storage arrays by less than the predetermined time interval. 4. The memory controller of claim 1, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to serially transmit each of the selectively-delayed commands to the memory device. 5. The memory controller of claim 1, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to transmit each of the selectively-delayed commands to the memory device in the form of one or more packets. 6. The memory controller of claim 1, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to transmit each of the selectively-delayed commands to the memory device in the form of parallel data and wherein the circuitry to transmit each of the selectively-delayed commands to the memory device can transmit first and second commands to respective ones of the first and second storage arrays using consecutive memory controller transmit clock cycles. 7. The memory controller of claim 6, wherein the memory controller is a dynamic random access memory (DRAM) controller. 8. The memory controller of claim 1, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to transmit each command with an indicator that identifies whether the command is directed to the first storage array or the second storage array. 9. A memory controller to control a memory device having first and second portions, each portion comprising at least one bank, the memory controller comprising: circuitry to receive of a sequence of commands for execution by the memory device;circuitry to selectively delay each of the commands; andcircuitry to transmit each of the selectively-delayed commands to the memory device;wherein the circuitry to selectively delay each of the commands is to delay each given command if the given command and any prior command in the sequence are directed to one or more banks in a same one of the first and second portions, in a manner separated by less than a predetermined time interval, andto not delay the given command if (a) the given command and(b) all prior commands in the sequence separated from the given command by less than the predetermined time interval,are such that (a) and (b) are directed to banks in different ones of the first and second portions;wherein the memory controller can transmit a row access command directed to a bank in the first portion contemporaneous with transmission of a column access command directed to a bank in the second portion, and can transmit a column access command directed to a bank in the first portion contemporaneous with transmission of a row access command directed to a bank the second portion. 10. The memory controller of claim 9, adapted for use where the first and second portions of the memory device are electrically isolated from each other, wherein the memory controller can transmit consecutive first and second commands in the sequence to the memory device, via a common memory interface, in a manner unseparated by any bus idle time, provided that the second command in the sequence does not follow a prior command directed to a bank in the common one of the first and second portions by less than the predetermined time interval. 11. The memory controller of claim 9, adapted for use where the first and second portions of the memory device are electrically isolated from each other, wherein the memory controller is adapted to transmit consecutive first and second commands in the sequence to the memory device, via a common memory interface, in a manner unseparated by any minimum time period, provided that the second command in the sequence does not follow a prior command directed to a bank in the common one of the first and second portions by less than the predetermined time interval. 12. The memory controller of claim 9, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to serially transmit each of the selectively-delayed commands to the memory device, in the form of one or more serial packets. 13. The memory controller of claim 9, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to transmit each of the selectively-delayed commands to the memory device in the form of parallel data. 14. The memory controller of claim 9, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device can transmit first and second commands to respective ones of the first and second portions using consecutive memory controller transmit clock cycles. 15. The memory controller of claim 9, wherein the memory controller is a dynamic random access memory (DRAM) controller, and wherein the selectively-delayed commands comprise distinct row access commands and column access commands. 16. A memory controller to control a dynamic random access memory (“DRAM”) device having first and second portions, each portion comprising at least one bank, the memory controller comprising: circuitry to receive of a sequence of commands for execution by the DRAM device;circuitry to selectively delay each of the commands; andcircuitry to transmit each of the selectively-delayed commands to the DRAM device;wherein the circuitry to selectively delay each of the commands is to delay each given command if the given command and any prior command in the sequence are directed to one or more banks in a same one of the first and second portions, in a manner separated by less than a predetermined time interval, andto not delay the given command if(a) the given command and(b) all prior commands in the sequence separated from the given command by less than the predetermined time interval,are such that (a) and (b) are directed to banks in different ones of the first and second portions, such that the given command can follow an immediately prior command the sequence in consecutive transmission clock cycles;wherein the memory controller can transmit a row access command directed to a bank in the first portion contemporaneous with transmission of a column access command directed to a bank in the second portion, and can transmit a column access command directed to a bank in the first portion contemporaneous with transmission of a row access command directed to a bank the second portion. 17. The memory controller of claim 16, wherein the DRAM device is characterized by a time constraint within which the DRAM device cannot receive two consecutive row commands directed to one or more banks associated with a given one of the first and second portions, and wherein the circuitry to selective delay each command can transmit first and second commands consecutively in a manner separated by less than the time constraint provided that the first and second commands are each directed to a bank in a respective one of the first and second portions. 18. The memory controller of claim 16, wherein the circuitry to transmit each of the selectively-delayed commands to the memory device is to serially transmit each of the selectively-delayed commands to the memory device, in the form of one or more serial packets. 19. The memory controller of claim 16, wherein the selectively-delayed commands comprise distinct row access commands and column access commands, and wherein each command includes a field that indicates whether the command is to be directed to a bank in the first portion or a bank in the second portion.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (81)
Chiu Edison H. (Richardson TX) Tai Jy-Der (Plano TX) Hsu Te-Chuan (Arlington TX), Architecture for memory multiplexing.
Yumitori Fuminori (Kawasaki JPX) Fujii Yasuhiro (Kawasaki JPX), Dynamic random access memory having sense amplifier control circuit supplied with external sense amplifier activating si.
Foss Richard C. (Kirkcaldy Fife GB6) Gillingham Peter B. (Kanata CAX) Harland Robert (Carp CAX) Mitsuhashi Masami (Gunma JPX) Wada Atsushi (Aichi JPX), Dynamic random access memory using imperfect isolating transistors.
Stamm Rebecca L. (Wellesley MA) Bahar Ruth I. (Lincoln NE) Strouble Raymond L. (Charlton MA) Wade Nicholas D. (Folsom CA) Edmondson John H. (Cambridge MA), Ensuring write ordering under writeback cache error conditions.
Bowater Ronald J. (Romsey NY GB2) Larky Steven P. (New York NY) St. Clair Joe C. (Round Rock TX) Sidoli Paolo G. (Romsey GB2), Flexible dynamic memory controller.
Baydar Ertugrul ; Boudreaux J. Bradley ; Carter Nicholas ; Chen Chung ; Klonsky Steven ; Moran Michael ; Renucci Peter ; Timbs Jeffrey ; Tucker Thomas ; Wardak Waleed, Integrated digital loop carrier system with virtual tributary mapper circuit.
Saito Yoshihiro (Itami JPX) Kittaka Yoshiaki (Itami JPX), Memory control unit and associated method for changing the number of wait states using both fixed and variable delay tim.
Matsuda Yoshio (Hyogo JPX) Fujishima Kazuyasu (Hyogo JPX) Hidaka Hideto (Hyogo JPX), Method and apparatus for driving word line in block access memory.
Stacovsky, Henry; Szabelski, Piotr, Methods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data bus.
Takemae Yoshihiro (Tokyo JPX), Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays.
Choi Yun-Ho (Kyungki-do KRX) Chin Dae-Je (Seoul KRX) Haq Ejaz U. (Seoul KRX) Cho Soo-In (Seoul KRX), Semiconductor memory device having a plurality of row address strobe signals.
Ginter Karl L. ; Shear Victor H. ; Sibert W. Olin ; Spahn Francis J. ; Van Wie David M., Systems and methods for secure transaction management and electronic rights protection.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.