Method of manufacturing a semiconductor device including through silicon plugs
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-031/00
H01L-033/00
H01L-021/683
H01L-023/48
H01L-033/48
H01L-033/62
H01L-033/64
H01L-021/768
H01L-021/48
H01L-023/14
H01L-023/498
H01L-023/00
출원번호
US-0942112
(2013-07-15)
등록번호
US-9287440
(2016-03-15)
발명자
/ 주소
Yu, Chen-Hua
Chang, Hung-Pin
Lin, Yung-Chi
Yu, Chia-Lin
Hung, Jui-Pin
Hwang, Chien Ling
출원인 / 주소
Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소
Haynes and Boone, LLP
인용정보
피인용 횟수 :
0인용 특허 :
38
초록▼
A method of making a semiconductor device, the method includes forming a first opening and a second opening in a substrate. The method further includes forming a conductive material in the first opening and in the second opening, the conductive material comprising a joined portion where the conducti
A method of making a semiconductor device, the method includes forming a first opening and a second opening in a substrate. The method further includes forming a conductive material in the first opening and in the second opening, the conductive material comprising a joined portion where the conductive material in the first opening and the conductive material in the second opening are electrically and thermally connected together at a first surface of the substrate. The method further includes reducing a thickness of the substrate from a second surface of the substrate, opposite the first surface, to expose the conductive material in the first opening and the conductive material in the second opening. The method further includes connecting a device to the second surface of the substrate.
대표청구항▼
1. A method of making a semiconductor device, the method comprising: forming a first opening and a second opening in a top surface of a substrate;forming a conductive material in the first opening and in the second opening, the conductive material comprising a joined portion of the conductive materi
1. A method of making a semiconductor device, the method comprising: forming a first opening and a second opening in a top surface of a substrate;forming a conductive material in the first opening and in the second opening, the conductive material comprising a joined portion of the conductive material extending along the top surface, where the conductive material in the first opening and the conductive material in the second opening are electrically and thermally connected together;reducing a thickness of the substrate from a second surface of the substrate, opposite the top surface, to expose the conductive material in the first opening and the conductive material in the second opening; andconnecting a device to the second surface of the substrate. 2. The method of claim 1, wherein forming the first opening and the second opening comprises: forming a dielectric layer over the top surface of the substrate, wherein the dielectric layer has a thickness ranging from about 500 Angstroms (Å) to about 10,000 Å;defining gaps in the dielectric layer; andetching the first opening and the second opening in the substrate through the defined gaps to a depth ranging from about 20 micrometers (μm) to about 200 μm, wherein the first opening and the second opening independently have a width ranging from about 5 μm to about 100 μm. 3. The method of claim 1, further comprising: forming an isolation layer in the first opening and in the second opening, wherein the isolation layer separates the conductive material from the substrate. 4. The method of claim 3, wherein forming the isolation layer comprises forming an oxide layer or a nitride layer, the isolation layer having a thickness ranging from about 500 Å to about 15,000 Å. 5. The method of claim 3, wherein forming the isolation layer further comprises doping the isolation layer. 6. The method of claim 3, further comprising forming a seed layer over the isolation layer, wherein the seed layer separates the isolation layer from the conductive material. 7. The method of claim 1, wherein reducing the thickness of the substrate comprises: attaching the top surface of the substrate to a second substrate;grinding the substrate at the second surface of the substrate; andplanarizing the ground second surface of the substrate. 8. The method of claim 1, wherein connecting the device to the second surface of the substrate comprises: forming a dielectric layer on the second surface of the substrate;defining gaps in the dielectric layer, wherein the defined gaps overlap with the conductive material. 9. The method of claim 8, wherein connecting the device to the second surface of the substrate further comprises: forming a metal pad in the defined gaps; andforming a diffusion barrier layer over the metal pad. 10. The method of claim 9, wherein connecting the device to the second surface of the substrate further comprises eutectically bonding the device to the diffusion barrier layer. 11. The method of claim 1, further comprising forming a phosphorous layer over the device. 12. The method of claim 1, further comprising forming a molding material around the device. 13. The method of claim 1, wherein reducing the thickness of the substrate comprises reducing the thickness of the substrate to a range from about 20 μm to about 200 μm. 14. A method of making a semiconductor device, the method comprising: etching a top surface of a substrate to form a first opening and a second opening;forming an isolation layer in the first opening and the second opening, the isolation layer having a higher thermal resistance than the substrate;forming a continuous conductive material in both of the first opening and the second opening, wherein the isolation layer is located between conductive material and the substrate;forming a metal pad over the top surface of the substrate, wherein the metal pad is electrically and thermally connected to the conductive material in the first opening and the conductive material in the second opening; andbonding a device to the metal pad, wherein the metal pad is electrically and thermally connected to the device. 15. The method of claim 14, wherein etching the substrate to form the first opening and the second opening comprises forming the first opening and the second opening separated by a distance equal to or greater than a diameter of at least one of the first opening or the second opening. 16. The method of claim 14, wherein etching the substrate to form the first opening and the second opening comprises forming the first opening concentric with the second opening. 17. The method of claim 14, wherein etching the substrate to form the first opening and the second opening comprises forming the first opening and the second opening having a double-sided comb shape. 18. The method of claim 14, wherein forming the isolation layer further comprises doping the isolation layer. 19. The method of claim 14, wherein forming the conductive material in the first opening and the second opening comprises electrically and thermally connecting the conductive material in the first opening and the second opening. 20. The method of claim 14, further comprising: etching the substrate to form a third opening in the substrate;forming the conductive material in the third opening, wherein the conductive material in the third opening is electrically and thermally isolated from the conductive material in the first opening and the conductive material in the second opening.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (38)
Chen,Chien Hua; Chen,Zhizhang; Meyer,Neal W., 3D interconnect with protruding contacts.
Alley, Randall G.; Deane, Philip A.; Koester, David A.; Schneider, Thomas Peter; von Windheim, Jesko, Electronic assemblies providing active side heat pumping.
Kano Gota,JPX ; Shimada Yasuhiro,JPX ; Hayashi Shinichiro,JPX ; Arita Koji ; Paz de Araujo Carlos A. ; Cuchiaro Joseph D. ; McMillan Larry D., Ferroelectric flat panel displays.
Chudzik, Michael Patrick; Dennard, Robert H.; Divakaruni, Rama; Furman, Bruce Kenneth; Jammy, Rajarao; Narayan, Chandrasekhar; Purushothaman, Sampath; Shepard, Jr., Joseph F.; Topol, Anna Wanda, High density chip carrier with integrated passive devices.
Siniaguine, Oleg, Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate.
Savastiouk,Sergey; Halahan,Patrick B.; Kao,Sam, Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities.
Lee, Sung Jun; Hwang, Woong Lin; Choi, Sang Hyun; Lim, Chang Hyun; Park, Ho Joon; Choi, Seog Moon, LED package using Si substrate and fabricating method thereof.
Jackson, Timothy L.; Murphy, Tim E., Methods of fabrication of semiconductor dice having back side redistribution layer accessed using through-silicon vias and assemblies thereof.
Farnworth, Warren M.; Wood, Alan G.; Hiatt, William M.; Wark, James M.; Hembree, David R.; Kirby, Kyle K.; Benson, Pete A., Multi-dice chip scale semiconductor components and wafer level methods of fabrication.
Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.