A dual damascene structure with an embedded liner and methods of manufacture are disclosed. The method includes forming a dual damascene structure in a substrate. The method further includes reflowing a seed layer such that material of the seed layer flows into a via of the dual damascene structure.
A dual damascene structure with an embedded liner and methods of manufacture are disclosed. The method includes forming a dual damascene structure in a substrate. The method further includes reflowing a seed layer such that material of the seed layer flows into a via of the dual damascene structure. The method further includes forming a liner material on the material over or within the via of the dual damascene structure. The method further includes filling any remaining portions of the via and a trench of the dual damascene structure with additional material.
대표청구항▼
1. A method comprising: forming a dual damascene structure in a substrate;reflowing a seed layer such that material of the seed layer flows into a via of the dual damascene structure to form a via interconnect;selectively depositing a blocking liner material over a first portion of the material of t
1. A method comprising: forming a dual damascene structure in a substrate;reflowing a seed layer such that material of the seed layer flows into a via of the dual damascene structure to form a via interconnect;selectively depositing a blocking liner material over a first portion of the material of the reflowed seed layer that is within the via of the dual damascene structure while a second portion of the material of the reflowed seed layer that is adjacent to but not within the via of the dual damascene structure is devoid of the blocking liner material, and which blocking liner material comprises a material having a thickness to prevent void formation in the via interconnect; andforming an additional material on the liner material which fills any remaining portions of the via and a trench of the dual damascene structure. 2. The method of claim 1, wherein the seed layer and the additional material is copper. 3. The method of claim 1, wherein the substrate is a single dielectric layer. 4. The method of claim 1, wherein the reflowing of the seed layer forms the via interconnect and the filling of the trench forms an upper wiring layer. 5. The method of claim 4, further comprising planarizing the additional material to form the upper wiring layer. 6. The method of claim 1, wherein the blocking liner material is TaN, CoN, RuN, Ir, Rh, Pt or Pb. 7. The method of claim 1, wherein the reflowing completely fills the via of the dual damascene structure. 8. The method of claim 1, wherein the reflowing partially fills the via of the dual damascene structure. 9. The method of claim 1, further comprising forming a liner under the seed layer which comprises TaN, CoN, RuN, Ir, Rh, Pt or Pb. 10. The method of claim 1, wherein the via is smaller in cross section than the trench. 11. The method of claim 1, wherein: the blocking liner material is structured to avoid void formation includes void formation resulting from copper diffusion caused by electromigration or stress migration;the material of the seed layer is in electrical contact with the additional material which fills the trench; andthe blocking liner material is embedded between the reflowed seed layer which is formed in the via and the additional material which is formed in the trench. 12. The method of claim 1, further comprising a vertical liner material which lines sidewalls of the via, and wherein the blocking liner material is formed only over the material of the reflowed seed layer that is within the via of the dual damascene structure and a portion of the vertical liner material which is exposed from and adjacent to the material of the reflowed seed layer which is within the via. 13. A method, comprising: forming a dual damascene structure in a single dielectric layer, comprising a via of a first cross section and a trench of a second cross section larger than the first cross section;lining the via and the trench with a liner and a first seed layer which extends on a surface of the single dielectric layer;reflowing the first seed layer such that it partially or completely fills the via to form a via interconnect;selectively forming a blocking liner directly over a first portion of the reflowed first seed layer which partially or completely fills the via while a second portion of the reflowed seed layer that is adjacent to but not within the via of the dual damascene structure is devoid of the blocking liner, and which blocking liner comprises a material having a thickness to prevent void formation in the via interconnect; andforming an additional material in the trench on the blocking liner and within any remaining portions of the via by an electroplating process on a copper seed layer. 14. The method of claim 13, wherein the first seed layer and the additional material is copper. 15. The method of claim 14, wherein: the reflowing of the first seed layer is a reflow anneal process;the blocking liner is structured to avoid void formation includes void formation that results from copper diffusion caused by electromigration or stress migration;a material of the first seed layer is in electrical contact with the additional material which fills the trench; andthe blocking liner is embedded with the reflowed first seed layer and the additional material. 16. The method of claim 13, wherein the reflowing of the seed layer forms the via interconnect and the forming of the additional material in the trench forms an upper wiring layer. 17. The method of claim 13, wherein the blocking liner is TaN, CoN, RuN, Ir, Rh, Pt or Pb. 18. The method of claim 13, wherein the reflowing completely fills the via of the dual damascene structure. 19. The method of claim 13, wherein the reflowing partially fills the via of the dual damascene structure. 20. A method, comprising: forming a dual damascene structure in a single dielectric layer, comprising a via of a first cross section and a trench of a second cross section larger than the first cross section;lining the via and the trench with a liner and a seed layer;reflowing the seed layer from a surface of the single dielectric layer and within the via and trench such that it partially or completely fills the via to form a via interconnect;forming a blocking liner over a first portion of the reflowed seed layer which partially or completely fills the via while a second portion of the reflowed seed layer that is adjacent to but not within the via of the dual damascene structure is devoid of the blocking liner, and which blocking liner comprises a material having a thickness to prevent void formation in the via interconnect; andforming an additional material in the trench on the blocking liner and the seed layer that remains in the trench. 21. The method of claim 20, wherein: the reflowing is a reflow anneal process;the blocking liner has a thickness of three to ten nanometers and is structured to avoid void formation includes void formation resulting from copper diffusion caused by electromigration or stress migration;the material of the reflowed seed layer is in electrical contact with the additional material which fills the trench; andthe blocking liner is embedded between the reflowed seed layer which is formed in the via and the additional material which is formed in the trench.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (53)
Farrar,Paul A., Chemical mechanical polishing system and process.
Ishizaka, Tadahiro; Hoshino, Satohiko; Hamamoto, Kuzuhiro; Mizuno, Shigeru; Mizusawa, Yasushi, Diffusion barrier for integrated circuits formed from a layer of reactive metal and method of fabrication.
Ritzdorf,Thomas L.; Stevens,E. Henry; Chen,LinLin; Graham,Lyndon W.; Dundas,Curt, Method for low temperature annealing of metallization micro-structures in the production of a microelectronic device.
Michaelson,Lynne M.; Acosta,Edward; Chatterjee,Ritwik; Filipiak,Stanley M.; Garcia,Sam S.; Mathew,Varughese, Method of forming a semiconductor device having a diffusion barrier stack and structure thereof.
Lee, Hyo-jong; Choi, Seung-man; Kang, Sang-bum; Choi, Gil-heyun, Methods of forming metal layers in integrated circuit devices using selective deposition on edges of recesses and conductive contacts so formed.
Chao-Kun Hu ; Robert Rosenberg ; Judith Marie Rubino ; Carlos Juan Sambucetti ; Anthony Kendall Stamper, Reduced electromigration and stressed induced migration of Cu wires by surface coating.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Joshi Rajiv V. ; Cuomo Jerome J. ; Dalal Hormazdyar M. ; Hsu Louis L., Refractory metal capped low resistivity metal conductor lines and vias formed using PVD and CVD.
Chanda, Kaushik; Filippi, Ronald G.; Wang, Ping-Chuan; Yang, Chih-Chao, Semiconductor wiring structures including dielectric cap within metal cap layer.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.