Oxygen-containing ceramic hard masks and associated wet-cleans
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/31
H01L-021/67
H01L-021/311
H01L-021/02
H01L-021/3213
C23C-016/30
H01L-021/768
출원번호
US-0105026
(2013-12-12)
등록번호
US-9337068
(2016-05-10)
발명자
/ 주소
Antonelli, George Andrew
Hollister, Alice
Reddy, Sirish
출원인 / 주소
Lam Research Corporation
대리인 / 주소
Weaver Austin Villeneuve & Sampson LLP
인용정보
피인용 횟수 :
5인용 특허 :
90
초록▼
A method of forming an oxygen-containing ceramic hard mask film on a semiconductor substrate involves receiving a semiconductor substrate in a plasma-enhanced chemical vapor deposition (PECVD) process chamber and depositing forming by PEVCD on the substrate an oxygen-containing ceramic hard mask fil
A method of forming an oxygen-containing ceramic hard mask film on a semiconductor substrate involves receiving a semiconductor substrate in a plasma-enhanced chemical vapor deposition (PECVD) process chamber and depositing forming by PEVCD on the substrate an oxygen-containing ceramic hard mask film, the film being etch selective to low-k dielectric and copper, resistant to plasma dry-etch and removable by wet-etch. The method may further involve removing the oxygen-containing ceramic hard mask film from the substrate with a wet etch. Corresponding films and apparatus are also provided.
대표청구항▼
1. A method of forming a hard mask film on a semiconductor substrate, the method comprising: receiving a semiconductor substrate in a plasma-enhanced chemical vapor deposition (PECVD) process chamber; andforming by PEVCD on the substrate an oxygen-containing ceramic hard mask film, the film being et
1. A method of forming a hard mask film on a semiconductor substrate, the method comprising: receiving a semiconductor substrate in a plasma-enhanced chemical vapor deposition (PECVD) process chamber; andforming by PEVCD on the substrate an oxygen-containing ceramic hard mask film, the film being etch selective to copper, resistant to plasma dry-etch and removable by wet-etch;wherein the film formation comprises, flowing a process gas consisting essentially of He, C2H2, CO2 and B2H6, and a carrier gas into the process chamber; andforming plasma to deposit the oxygen-containing ceramic hard mask film consisting essentially of the elements C, H, B and at least 5% O on the substrate. 2. The method of claim 1, wherein the percentage of precursors relative to total process gas flow is about He 80-83%/C2H2 10-11%/CO2 5-8%/B2H6 2-3%. 3. The method of claim 2, wherein the percentage of precursors relative to total process gas flow is about He 82%/C2H2 10.5%/CO2 5%/B2H6 2.5%. 4. The method of claim 2, wherein the percentage of precursors relative to total process gas flow is about He 80%/C2H2 10%/CO2 7.5%/B2H6 2.5%. 5. The method of claim 1, wherein the total flow of precursor process gas is about 10000 sccm. 6. The method of claim 1, further comprising removing the oxygen-containing ceramic hard mask film from the substrate with a wet etch. 7. The method of claim 6, where in the wet etch chemistry comprises an oxidant and a strong acid or base compound. 8. The method of claim 7, wherein the wet etch chemistry further comprises a metal corrosion inhibitor. 9. The method of claim 6, where in the wet etch chemistry comprises water. 10. The method of claim 9, wherein the wet etch chemistry further comprises a metal corrosion inhibitor. 11. The method of claim 1, wherein the formed hard mask layer is deposited over a layer of dielectric having a dielectric constant of less than about 2.8, and wherein the formed hard mask film has an etch selectivity of at least about 8:1 versus the dielectric in a dry plasma etch. 12. The method of claim 1, wherein the formed hard mask layer is deposited over a layer of polysilicon. 13. The method of claim 1, wherein the wet etch chemistry comprises 1:1 96% H2SO4:30% H2O2. 14. An apparatus for processing a hard mask film on a semiconductor substrate, the apparatus comprising: a plasma-enhanced chemical vapor deposition (PECVD) process chamber;a support in the process chamber for a semiconductor wafer substrate for holding the wafer substrate in position during hard mask deposition; anda controller comprising program instructions for a process of: receiving a semiconductor wafer substrate in a plasma-enhanced chemical vapor deposition (PECVD) process chamber; andforming by PEVCD on the substrate an oxygen-containing ceramic hard mask film, the film being etch selective to copper, resistant to plasma dry-etch and removable by wet-etch, and wherein the film formation comprises, flowing a process gas consisting essentially of He, C2H2, CO2 and B2H6, and a carrier gas into the process chamber; andforming plasma to deposit the oxygen-containing ceramic hard mask film consisting essentially of the elements C, H, B and at least 5% O on the substrate. 15. The apparatus of claim 14, further comprising: a wet etch process chamber; anda controller comprising program instructions for a process of:receiving the semiconductor wafer substrate with the oxygen-containing ceramic hard mask film formed thereon; andremoving the oxygen-containing ceramic hard mask film from the substrate with a wet etch. 16. The apparatus of claim 14, wherein the wet etch chemistry comprises 1:1 96% H2SO4: 30% H2O2.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (90)
Saia Richard Joseph ; Durocher Kevin Matthew ; Rose James Wilson, Amorphous hydrogenated carbon hermetic structure and fabrication method.
Conti, Richard A.; Dev, Prakash Chimanlal; Dobuzinsky, David M.; Edelstein, Daniel C.; Lee, Gill Y.; Low, Kia-Seng; Shafer, Padraic C.; Simpson, Alexander; Wrschka, Peter, Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates.
Russell Kathleen (Santa Clara CA) Robles Stuardo (Sunnyvale CA) Nguyen Bang C. (Fremont CA) Sivaramakrishnan Visweswaren (Cupertino CA), Chemical vapor deposition reactor system and integrated circuit.
Chyi Chern ; Michal Danek ; Marvin Liao SG; Roderick C. Mosely ; Karl Littau ; Ivo Raaijmakers ; David C. Smith, Construction of a film on a semiconductor wafer.
Bayman, Atiye; Rahman, Md Sazzadur; Zhang, Weijie; van Schravendijk, Bart; Gauri, Vishal; Papasoulitotis, George D.; Singh, Vikram, Gap fill for high aspect ratio structures.
Furukawa, Toshiharu; Hakey, Mark C.; Holmes, Steven J.; Horak, David V.; Ma, William H-L., Method for etching a semiconductor substrate using germanium hard mask.
Chiang Chien ; Fraser David B., Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections.
Harris Christopher (Sollentuna SEX) Konstantinov Andrei (Linkoping SEX) Janzen Erik (Borensberg SEX), Method for producing a semiconductor device having a semiconductor layer of SiC comprising a masking step.
Possin George E. (Schenectady NY) Kwasnick Robert F. (Schenectady NY) Giambattista Brian W. (Scotia NY), Method of fabricating a thin film transistor using hydrogen plasma treatment of the intrinsic silicon/doped layer interf.
Andideh, Ebrahim; Peterson, Kevin L., Method of making a semiconductor device by converting a hydrophobic surface of a dielectric layer to a hydrophilic surface.
Bandyopadhyay,Ananda K.; Cho,Seon Mee; Fu,Haiying; Srinivasan,Easwar; Mordo,David, Method to improve mechanical strength of low-k dielectric film using modulated UV exposure.
Gelatos Avgerinos V. (Austin TX) Poon Stephen S. (Austin TX), Semiconductor device having a ternary boron nitride film and a method for forming the same.
Nobuo Matsuki JP; Yuichi Naito JP; Yoshinori Morisada JP; Aya Matsunoshita JP, Silicone polymer insulation film on semiconductor substrate and method for forming the film.
Nobuo Matsuki JP; Yuichi Naito JP; Yoshinori Morisada JP; Aya Matsunoshita JP, Silicone polymer insulation film on semiconductor substrate and method for forming the film.
Angelopoulos Marie ; Babich Katherina ; Grill Alfred ; Halle Scott David ; Mahorowala Arpan Pravin ; Patel Vishnubhai Vitthalbhai, Tunabale vapor deposited materials as antireflective coatings, hardmasks and as combined antireflective coating/hardmasks and methods of fabrication thereof and application thereof.
Licheng M. Han SG; Xu Yi SG; Joseph Zhifeng Xie SG; Mei Sheng Zhou SG; Simon Chooi SG, Use of boron carbide as an etch-stop and barrier layer for copper dual damascene metallization.
McLaughlin, Kevin M.; Pharkya, Amit; Reddy, Kapu Sirish, Low temperature formation of high quality silicon oxide films in semiconductor device manufacturing.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.