A method of fabricating a semiconductor assembly can include providing a semiconductor element having a front surface, a rear surface, and a plurality of conductive pads, forming at least one hole extending at least through a respective one of the conductive pads by processing applied to the respect
A method of fabricating a semiconductor assembly can include providing a semiconductor element having a front surface, a rear surface, and a plurality of conductive pads, forming at least one hole extending at least through a respective one of the conductive pads by processing applied to the respective conductive pad from above the front surface, forming an opening extending from the rear surface at least partially through a thickness of the semiconductor element, such that the at least one hole and the opening meet at a location between the front and rear surfaces, and forming at least one conductive element exposed at the rear surface for electrical connection to an external device, the at least one conductive element extending within the at least one hole and at least into the opening, the conductive element being electrically connected with the respective conductive pad.
대표청구항▼
1. A semiconductor assembly, comprising: a semiconductor element having a front surface, a rear surface remote from the front surface, and an opening extending from the rear surface partially through the thickness of the semiconductor element, the semiconductor element further including a plurality
1. A semiconductor assembly, comprising: a semiconductor element having a front surface, a rear surface remote from the front surface, and an opening extending from the rear surface partially through the thickness of the semiconductor element, the semiconductor element further including a plurality of conductive pads at the front surface, anda hole extending through the conductive pads and partially through the thickness of the semiconductor element, the hole meeting the opening at a location between the front and rear surfaces, wherein at the location where the hole and the opening meet, interior surfaces of the hole and the opening extend at different angles relative to the rear surface such that there is a step change between slopes of the interior surfaces of the hole and the opening;a continuous dielectric layer partially overlying the respective conductive pads at a location above the respective conductive pads and overlying an interior surface of the semiconductor material within the hole and the opening;a conductive element electrically contacting the conductive pads, the conductive element having a first portion exposed at the rear surface for electrical connection with an external device, the conductive element having a second portion overlying the continuous dielectric layer;wherein the first portion of the conductive element having a first internal space filled with a dielectric region within the opening and the second portion of the conductive element having a second internal space within the hole; andan outer surface of the dielectric region is located above but parallel to a plane defined by the rear surface and located below a plane defined a contact surface of the first portion of the conductive element exposed at the rear surface. 2. A semiconductor assembly as claimed in claim 1, wherein the conductive pads have an outwardly facing surface facing away from the semiconductor element, wherein at least a portion of the dielectric layer contacts the outwardly-facing surface. 3. A semiconductor assembly as claimed in claim 1, wherein the conductive element includes a conductive interconnect coupled to the conductive pad and a conductive contact coupled to the conductive interconnect, the conductive contact being exposed at the rear surface. 4. A semiconductor assembly as claimed in claim 3, wherein the opening has a first width in a lateral direction along the rear surface, and the conductive contact has a second width in the lateral direction, the first width being greater than the second width. 5. A semiconductor assembly as claimed in claim 1, wherein the semiconductor element includes a plurality of active semiconductor devices and the plurality of conductive pads are electrically connected with at least one of the plurality of active semiconductor devices. 6. A semiconductor assembly as claimed in claim 1, wherein the conductive pads have an outwardly facing surface facing away from the semiconductor element, wherein at least a portion of the at least one conductive element overlies the outwardly-facing surface and is electrically connected thereto. 7. A semiconductor assembly as claimed in claim 1, wherein the conductive element includes a conductive interconnect exposed at the rear surface for electrical connection to an external device, the conductive interconnect extending into the opening, and a conductive via, extending within the hole and coupled to the conductive interconnect and the conductive pads. 8. A semiconductor assembly as claimed in claim 7, wherein the conductive interconnect overlies an inner surface of the opening, the conductive interconnect conforming to a contour of the opening. 9. A semiconductor assembly as claimed in claim 8, wherein the conductive interconnect extends along a portion of the inner surface of the opening.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (99)
Mathew, Ranjan J., Apparatus and method extending flip-chip pad structures for wirebonding on low-k dielectric silicon.
Ming-Tsung Liu (Hsin-Chu TWX) Hsu Bill Y. B. (Chu-Pei TWX) Chung Hsien-Dar (Hu-Wei Town TWX) Wu Der-Yuan (Hsin-Chu TWX), Bonding pad structure and method thereof.
Adkisson, James W.; Gambino, Jeffrey P.; He, Zhong-Xiang; Jaffe, Mark D.; Leidy, Robert K.; Luce, Stephen E.; Rassel, Richard J.; Sprogis, Edmund J., CMOS imager array with recessed dielectric.
Hoeberechts Arthur M. E. (Eindhoven NLX) van Gorkom Gerardus G. P. (Eindhoven NLX), Electron-beam device and semiconductor device for use in such an electron-beam device.
Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
Bolom,Tibor; Grunow,Stephan; Rath,David; Simon,Andrew Herbert, Gap free anchored conductor and dielectric structure and method for fabrication thereof.
Zias Arthur R. (Los Altos CA) Block Barry (Los Altos Hills CA) Mapes Kenneth W. (San Jose CA) Nystrom Norman L. (Sunnyvale CA) Cadwell Robert M. (Los Altos CA), High sensitivity miniature pressure transducer.
Lee, Jong Ho; Lee, Dong Ho; Ahn, Eun Chul; Kwon, Yong Chai, Method of fabricating a semiconductor device, and semiconductor device with a conductive member extending through a substrate and connected to a metal pattern bonded to the substrate.
Plas, Hubert Vander; Snyder, Barry C.; Hellekson, Ronald A.; Yenchik, Ronnie J.; Lai, Diane; Berhane, Samson, Method of forming a through-substrate interconnect.
Shiue Ruey-Yun (Hsin-Chu TWX) Wu Wen-Teng (Hsin-Chu TWX) Shieh Pi-Chen (Hsinchu TWX) Liu Chin-Kai (Hsin-Chu TWX), Method of forming bond pad structure for the via plug process.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
Pagaila, Reza A.; Kuan, Heap Hoe; Merilo, Dioscoro A., Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP.
Yamazaki Toru,JPX, Semiconductor device having inductor element made of first conductive layer of spiral configuration electrically connected to second conductive layer of insular configuration.
Matsui,Satoshi, Semiconductor device, having a through electrode semiconductor module employing thereof and method for manufacturing semiconductor device having a through electrode.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.