Apparatus and methods for segmented variable capacitor arrays
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03H-007/01
H01L-049/02
H03H-001/00
출원번호
US-0604416
(2015-01-23)
등록번호
US-9362882
(2016-06-07)
발명자
/ 주소
Madan, Anuj
Colles, Joseph H.
출원인 / 주소
TDK Corporation
대리인 / 주소
Nixon Peabody LLP
인용정보
피인용 횟수 :
0인용 특허 :
29
초록▼
Apparatus and methods for segmented variable capacitor arrays are provided herein. In certain configurations, a segmented variable capacitor array includes a plurality of variable capacitor cells that are segmented into most significant bit (MSB) cells and least significant bit (LSB) cells, which ar
Apparatus and methods for segmented variable capacitor arrays are provided herein. In certain configurations, a segmented variable capacitor array includes a plurality of variable capacitor cells that are segmented into most significant bit (MSB) cells and least significant bit (LSB) cells, which are electrically connected in parallel between a radio frequency (RF) input and an RF output of the array. The segmented variable capacitor array further includes an MSB decoder for generating MSB control signals for controlling the capacitance of the MSB cells based on a first portion of a control signal's bits, and an LSB decoder for generating LSB control signals for controlling the capacitance of the LSB cells based on a second portion of the control signal's bits. The segmented variable capacitor array is segmented such that each of the MSB cells has a greater nominal capacitance than each of the LSB cells.
대표청구항▼
1. An integrated circuit comprising: a segmented variable capacitor array configured to receive a multi-bit digital control signal, wherein the segmented variable capacitor array comprises: a radio frequency (RF) input and an RF output;a plurality of most significant bit (MSB) variable capacitor cel
1. An integrated circuit comprising: a segmented variable capacitor array configured to receive a multi-bit digital control signal, wherein the segmented variable capacitor array comprises: a radio frequency (RF) input and an RF output;a plurality of most significant bit (MSB) variable capacitor cells electrically connected in parallel between the RF input and the RF output, wherein the plurality of MSB variable capacitor cells comprises a plurality of pairs of metal oxide semiconductor (MOS) capacitors, wherein the plurality of pairs of MOS capacitors comprises at least one pair of MOS capacitors electrically connected between the RF input and the RF output in a signal path that omits any switches;a plurality of least significant bit (LSB) variable capacitor cells electrically connected in parallel between the RF input and the RF output, wherein each of the plurality of MSB variable capacitor cells has a nominal capacitance that is greater than a nominal capacitance of each of the plurality of LSB variable capacitor cells;an MSB decoder configured to receive a first portion of bits of the multi-bit digital control signal and to generate a plurality of MSB control signals, wherein the plurality of MSB control signals are configured to control a capacitance of the plurality of MSB variable capacitor cells; andan LSB decoder configured to receive a second portion of bits of the multi-bit digital control signal and to generate a plurality of LSB control signals, wherein the plurality of LSB control signals are configured to control a capacitance of the plurality of LSB variable capacitor cells. 2. The integrated circuit of claim 1, wherein the plurality of MSB variable capacitor cells have about the same nominal capacitance as one another. 3. The integrated circuit of claim 2, wherein the MSB decoder comprises a thermometer decoder. 4. The integrated circuit of claim 2, wherein the plurality of LSB variable capacitor cells have a different nominal capacitance from one another. 5. The integrated circuit of claim 4, wherein the plurality of LSB variable capacitor cells are binary-weighted, wherein the LSB decoder comprises a binary decoder. 6. The integrated circuit of claim 1, further comprising an array of metal oxide semiconductor (MOS) variable capacitor cells, wherein the array of MOS variable capacitor cells comprises the plurality of MSB variable capacitor cells and the plurality of LSB variable capacitor cells. 7. The integrated circuit of claim 1, wherein the at least one pair of MOS capacitors comprises a first pair of MOS capacitors electrically connected in anti-series. 8. The integrated circuit of claim 1, wherein the at least one pair of MOS capacitors comprises a first pair of MOS capacitors electrically connected in anti-parallel. 9. The integrated circuit of claim 1, wherein the MSB decoder is elongated in a first direction, and wherein the LSB decoder is elongated in a second direction substantially perpendicular to the first direction. 10. The integrated circuit of claim 9, wherein the MSB decoder comprises a thermometer decoder and the LSB decoder comprises a binary decoder. 11. The integrated circuit of claim 1, wherein the plurality of MSB variable capacitor cells are implemented in a layout that is centroided. 12. The integrated circuit of claim 1, wherein the MSB decoder selectively controls each of the plurality of MSB control signals to either a first bias voltage level or a second bias voltage level based on a state of the first portion of bits, and wherein the LSB decoder selectively controls each of the plurality of LSB control signals to either the first bias voltage level or the second bias voltage level based on a state of the second portion of bits. 13. The integrated circuit of claim 12, further comprising analog circuitry configured to generate at least one of the first bias voltage level or the second bias voltage level. 14. The integrated circuit of claim 1, wherein the first portion of bits comprises at least 3 bits, and wherein the second portion of bits comprises at least 3 bits. 15. A method of controlling a variable capacitance between a radio frequency (RF) input and an RF output, the method comprising: receiving a multi-bit digital control signal;generating a plurality of most significant bit (MSB) control signals by decoding a first portion of bits of the multi-bit digital control signal using an MSB decoder;biasing a plurality of MSB variable capacitor cells using the plurality of MSB control signals, wherein each of the plurality of MSB variable capacitor cells is electrically connected in parallel between the RF input and the RF output, wherein the plurality of MSB variable capacitor cells comprises a plurality of pairs of metal oxide semiconductor (MOS) capacitors, wherein the plurality of pairs of MOS capacitors comprises at least one pair of MOS capacitors electrically connected between the RF input and the RF output in a signal path that omits any switches;generating a plurality of least significant bit (LSB) control signals by decoding a second portion of bits of the multi-bit digital control signal using an LSB decoder; andbiasing a plurality of LSB variable capacitor cells using the plurality of LSB control signals, wherein each of the plurality of LSB variable capacitor cells is electrically connected in parallel between the RF input and the RF output, wherein each of the plurality of MSB variable capacitor cells has a nominal capacitance that is greater than a nominal capacitance of each of the LSB variable capacitor cells. 16. The method of claim 15, wherein generating the plurality of MSB control signals comprises using a thermometer decoding, and wherein generating the plurality of LSB control signals comprises using a binary decoding. 17. The method of claim 15, wherein biasing the plurality of MSB variable capacitor cells and biasing the plurality of LSB variable capacitor cells comprises biasing an array of metal oxide semiconductor (MOS) variable capacitor cells. 18. The method of claim 17, wherein biasing the array of MOS variable capacitor cells comprises biasing at least one of a pair of MOS capacitors connected in anti-parallel or a pair of MOS capacitors connected in anti-series. 19. An apparatus comprising: a radio frequency (RF) input;an RF output;a first plurality of variable capacitor cells electrically connected in parallel between the RF input and the RF output, wherein each of the first plurality of variable capacitor cells has about the same nominal capacitance as one another, wherein the first plurality of variable capacitor cells comprises a plurality of pairs of metal oxide semiconductor (MOS) capacitors, wherein the plurality of pairs of MOS capacitors comprises at least one pair of MOS capacitors electrically connected between the RF input and the RF output in a signal path that omits any switches; anda thermometer decoder configured to receive a first plurality of control bits and to generate a first plurality of control signals, wherein the first plurality of control signals are configured to control a capacitance of the first plurality of variable capacitor cells. 20. The apparatus of claim 19, wherein the first plurality of variable capacitor cells are implemented in a layout that is centroided. 21. The apparatus of claim 19, wherein the at least one pair of MOS capacitors comprises a first pair of MOS capacitors electrically connected in anti-series. 22. The apparatus of claim 19, wherein the at least one pair of MOS capacitors comprises a first pair of MOS capacitors electrically connected in anti-parallel. 23. The apparatus of claim 19, further comprising: a second plurality of variable capacitor cells electrically connected in parallel between the RF input and the RF output, wherein each of the first plurality of variable capacitor cells has a nominal capacitance that is greater than a nominal capacitance of each of the second plurality of variable capacitor cells. 24. The apparatus of claim 23, wherein the second plurality of variable capacitor cells have a different nominal capacitance from one another. 25. The apparatus of claim 24, wherein the second plurality of variable capacitor cells are binary-weighted, wherein the apparatus further comprises a binary decoder configured to receive a second plurality of control bits and to generate a second plurality of control signals, wherein the second plurality of control signals are configured to control a capacitance of the second plurality of variable capacitor cells.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (29)
Gallichio Michael J. (New Milford CT), Anti-parallel capacitor.
Alacoque, Jean-Claude, Galvanic isolation device for direct current electrical signals or electrical signals likely to include a direct current component.
Mucke Lars Henrik ; Hull Christopher Dennis ; Jansson Lars Gustaf, Method and apparatus for digitally controlling the capacitance of an integrated circuit device using mos-field effect transistors.
Carns, Timothy K.; Horvath, John L.; DeBruler, Lee J.; Westphal, Michael J., Method of fabricating high-performance capacitors in integrated MOS technologies.
Emesh Ismail T. (Cumberland CAX) Calder Iain D. (Kanata CAX) Ho Vu Q. (Kanata CAX) Jolly Gurvinder (Orleans CAX) Madsen Lynnette D. (Ottawa CAX), Structure and method of making a capacitor for an intergrated circuit.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.