A device includes an epitaxially grown crystalline material within an area confined by an insulator. A surface of the crystalline material has a reduced roughness. One example includes obtaining a surface with reduced roughness by creating process parameters which result in the dominant growth compo
A device includes an epitaxially grown crystalline material within an area confined by an insulator. A surface of the crystalline material has a reduced roughness. One example includes obtaining a surface with reduced roughness by creating process parameters which result in the dominant growth component of the crystal to be supplied laterally from side walls of the insulator. In a preferred embodiment, the area confined by the insulator is an opening in the insulator having an aspect ratio sufficient to trap defects using an ART technique.
대표청구항▼
1. A method comprising: growing a crystalline material on a lattice-mismatched crystalline substrate in an area confined by non-crystalline sidewalls, including growing at processing conditions such that a component of growth of the crystalline material due to a lateral supply of the crystalline mat
1. A method comprising: growing a crystalline material on a lattice-mismatched crystalline substrate in an area confined by non-crystalline sidewalls, including growing at processing conditions such that a component of growth of the crystalline material due to a lateral supply of the crystalline material containing species from at least one of the non-crystalline sidewalls is greater than a component of growth of the crystalline material due to direct supply of the crystalline material containing species from a growth ambient, wherein the crystalline material has a top surface with a root mean square surface roughness of 5 nm or less achieved by the growing without a planarization step, the top surface being within a boundary defined by upper edges of sidewalls of the crystalline material, the top surface of the crystalline material being a distinct surface from the sidewalls of the crystalline material. 2. The method of claim 1, wherein the component of growth of the crystalline material due to a lateral supply of the crystalline material containing species from the at least one of the non-crystalline sidewalls is at least 10 times greater than the component of growth of the crystalline material due to direct supply of the crystalline material containing species from a growth ambient. 3. The method of claim 1, wherein the processing conditions include a growth temperature of less than 500° C. 4. The method of claim 1, wherein the non-crystalline sidewalls are defined by an opening in an insulator on the crystalline substrate. 5. The method of claim 4, wherein the insulator is an oxide. 6. The method of claim 1, wherein the crystalline material comprises a material selected from the group consisting essentially of a IV element or alloy, a III-V compound, a III-N compound, a II-VI compound, and a combination thereof. 7. A method comprising: forming an oxide layer over a substrate, the substrate comprising a first crystalline material, the oxide layer having a trench exposing the first crystalline material, the trench being defined by non-crystalline sidewalls, the non-crystalline sidewalls including a first non-crystalline sidewall and a second non-crystalline sidewall; andgrowing a second crystalline material in the trench and on the first crystalline material, the second crystalline material being lattice-mismatched to the first crystalline material, the growing including growing at processing conditions such that a component of growth of the second crystalline material due to a lateral supply of the second crystalline material containing species from at least one of the non-crystalline sidewalls is greater than a component of growth of the second crystalline material due to direct supply of the second crystalline material containing species from a growth ambient, wherein the second crystalline material has a top surface with a root mean square surface roughness of 5 nm or less achieved by the growing without a planarization step, the top surface extending from the first non-crystalline sidewall to the second non-crystalline sidewall. 8. The method of claim 7, wherein the growing the second crystalline material comprises growing Ge at a temperature less than 400° C. 9. The method of claim 7, wherein the second crystalline material comprises a Group III-Group V (III-V) compound, the III-V compound comprising at least one of Al, Ga, or In and at least one of P or As, the growing the second crystalline material comprising growing the III-V compound at a temperature less than 500° C. 10. The method of claim 7, wherein the second crystalline material comprises a Group III-Group V (III-V) compound, the III-V compound comprising Sb and at least one of Al, Ga, or In, the growing the second crystalline material comprising growing the III-V compound at a temperature less than 400° C. 11. The method of claim 7, wherein the second crystalline material comprises a Group II-N (II-N) compound, the growing the second crystalline material comprising growing the II-N compound at a temperature less than 500° C. 12. The method of claim 7, wherein the second crystalline material comprises a Group II-VI (II-VI) compound, the growing the second crystalline material comprising growing the II-VI compound at a temperature less than 250° C. 13. The method of claim 7, wherein the second crystalline material comprises a Group IV material, the growing the second crystalline material comprising growing the Group IV material at a temperature less than 400° C. 14. A method comprising: defining a confined area on a substrate by an opening to the substrate, the opening having a sidewall comprising an oxide material; andepitaxially growing a first crystalline material on the confined area of the substrate, the epitaxially growing the first crystalline material comprising a first growth component due to a direct supply of a species of the first crystalline material from a growth ambient and a second growth component due to a lateral supply of a species of the first crystalline material from the sidewall, the second growth component being greater than the first growth component, wherein the first crystalline material has a top surface with a root mean square surface roughness of 5 nm or less achieved by the epitaxially growing without a planarization step, the top surface extending from a first sidewall of the first crystalline material to a second sidewall of the first crystalline material, at least one of the first and second sidewalls of the first crystalline material being parallel to the sidewall of the oxide material. 15. The method of claim 14, wherein the substrate comprises a second crystalline material, the confined area comprising the second crystalline material, the second crystalline material being lattice mismatched to the first crystalline material. 16. The method of claim 14, wherein the defining the confined area by the opening comprises: forming a dielectric material comprising the oxide material on the substrate; andforming the opening through the dielectric material. 17. The method of claim 14, wherein the epitaxially growing the first crystalline material comprises growing Ge at a temperature less than 400° C.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (258)
Nakahata, Seiji; Hirota, Ryu; Motoki, Kensaku; Okahisa, Takuji; Uematsu, Kouji, A1InGaN mixture crystal substrate, method of growing same and method of producing same.
Mirabedini,Mohammad R.; Sukharev,Valeriy, Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Imer,Bilge M.; Speck,James S.; DenBaars,Steven P., Defect reduction of non-polar and semi-polar III-Nitrides with sidewall lateral epitaxial overgrowth (SLEO).
Kulkarni Shriram ; Mazumder Pinaki ; Haddad George I., Digital logic design using negative differential resistance diodes and field-effect transistors.
Vangieson Edward A. (Lawrenceville NJ) York Pamela K. (Trenton NJ) Connolly John C. (Monmouth Junction NJ), Distributed feedback-channeled substrate planar semiconductor laser.
Shih-Yuan Wang ; Changhua Chen ; Yong Chen ; Scott W. Corzine ; R. Scott Kern ; Richard P. Schneider, Jr., Epitaxial material grown laterally within a trench and method for producing same.
Usui Akira,JPX ; Sakai Akira,JPX ; Sunakawa Haruo,JPX ; Mizuta Masashi,JPX ; Matsumoto Yoshishige,JPX, GaN crystal film, a group III element nitride semiconductor wafer and a manufacturing process therefor.
Weichold Mark H. (College Station TX) Kinard William B. (Bryan TX) Kirk Wiley P. (College Station TX), Gate adjusted resonant tunnel diode device and method of manufacture.
Naoki Shibata JP; Jun Ito JP; Toshiaki Chiyo JP; Shizuyo Asami JP; Hiroshi Watanabe JP; Shinya Asami JP, Group III nitride compound semiconductor device and method for producing.
Shibata,Naoki; Ito,Jun; Chiyo,Toshiaki; Asami,Shizuyo; Watanabe,Hiroshi; Asami,Shinya, Group III nitride compound semiconductor device and method for producing the same.
Kuramoto, Masaru; Sunakawa, Haruo, Group III-V compound semiconductor crystal structure and method of epitaxial growth of the same as well as semiconductor device including the same.
Iles, Peter A.; Ho, Frank F.; Yeh, Yea-Chuan M., High efficiency, monolithic multijunction solar cells containing lattice-mismatched materials and methods of forming same.
Ohkubo Yoshiyuki,JPX ; Nishizaka Kan,TRX, Information recording medium, method for manufacturing the medium, and apparatus for manufacturing the medium.
Demeester Piet M. (Gent BEX) Ackaert Ann M. (Gent BEX) Van Daele Peter P. (Aalst BEX) Lootens Dirk U. (Deinze BEX), Integration of GaAs on Si substrates.
Morita, Etsuo, METHOD OF MANUFACTURING CRYSTAL OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL SUBSTRATE OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL FILM OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, AND METHOD.
Wu Albert T. (San Jose CA) Nozaki Shinji (Tokyo CA JPX) George Thomas (Albany CA) Lee Sandra S. (Los Altos CA) Umeno Masayoshi (Nagoya JPX), Masking technique for depositing gallium arsenide on silicon.
Pham, Daniel T.; Barr, Alexander L.; Mathew, Leo; Nguyen, Bich-Yen; Vandooren, Anne M.; White, Ted R., Method for forming a double-gated semiconductor device.
Bich-Yen Nguyen ; William J. Taylor, Jr. ; Philip J. Tobin ; David L. O'Meara ; Percy V. Gilbert ; Yeong-Jyh T. Lii ; Victor S. Wang, Method for forming a semiconductor device with an opening in a dielectric layer.
Buynoski, Matthew S.; Dakshina-Murthy, Srikanteswara; Tabery, Cyrus E.; Wang, Haihong; Yang, Chih-Yuh; Yu, Bin, Method for forming fins in a FinFET device using sacrificial carbon layer.
Koike, Masayoshi; Nagai, Seiji, Method for manufacturing group III nitride compound semiconductor and a light-emitting device using group III nitride compound semiconductor.
Meister Thomas (Taufkirchen DEX) Stengl Reinhard (Stadtbergen DEX), Method for producing a laterally limited single-crystal region with selective epitaxy and the employment thereof for man.
Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor eiplayers.
Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor epilayers.
Djomehri, Ihsan J.; Goo, Jung-Suk; Krishnan, Srinath; Maszara, Witold P.; Pan, James N.; Xiang, Qi, Method of growing as a channel region to reduce source/drain junction capacitance.
Van der Wagt Jan Paul ; Wilk Glen D. ; Wallace Robert M., Method of growing crystalline silicon overlayers on thin amorphous silicon oxide layers and forming by method a resonant tunneling diode.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Method of making a monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substr.
Mosher Dan M. (Plano TX) Blanton Cornelia H. (Plano TX) Trogolo Joe R. (Plano TX) Latham Larry (Garland TX) Cotton David R. (Plano TX), Method of making an integrated circuit that combines multi-epitaxial power transistors with logic/analog devices.
Singh,Jagar; Hou,Yong Tian; Li,Ming Fu, Method of making resonant tunneling diodes and CMOS backend-process-compatible three dimensional (3-D) integration.
Pankove Jacques I. (Princeton NJ) Wu Chung P. (Trenton NJ), Method of making selective crystalline silicon regions containing entrapped hydrogen by laser treatment.
Thomas, III, Stephen; Elliot, Ken; Chow, Dave, Method of manufacture for 80 nanometer diameter resonant tunneling diode with improved peak-to-valley ratio and resonant tunneling diode therefrom.
Yacobi Ben G. (Natick MA) Zemon Stanley (Brookline MA) Jagannath Chirravuri (Needham MA), Method of manufacturing an heteroepitaxial semiconductor structure.
Koh Risho (Tokyo JPX) Ogura Atsushi (Tokyo JPX), Method of producing a semiconductor on insulating substrate, and a method of forming a transistor thereon.
Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
Macdonald Perry A. (Culver City CA) Larson Lawrence E. (Bethesda MD) Case Michael G. (Thousand Oaks CA) Matloubian Mehran (Encino CA) Chen Mary Y. (Agoura CA) Rensch David B. (Thousand Oaks CA), Monolithic microwave integrated circuit and method.
Paton, Eric N.; Xiang, Qi; Besser, Paul R.; Lin, Ming-Ren; Ngo, Minh V.; Wang, Haihong, Mosfets incorporating nickel germanosilicided gate and methods for their formation.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Nishijima,Kazuki; Senda,Masanobu; Chiyo,Toshiaki; Ito,Jun; Shibata,Naoki; Hayashi,Toshimasa, Process for producing group III nitride compound semiconductor.
Nishida Shoji (Nagahama JPX) Yonehara Takao (Atsugi JPX), Process for producing substrate for selective crystal growth, selective crystal growth process and process for producing.
George L. Kerber ; Michael Leung, Process for reducing surface roughness of superconductor integrated circuit having a ground plane of niobium nitride of improved smoothness.
Cavanaugh Marion E. (792 Paul Ave. Palo Alto CA 94306), Quantum field effect device with source extension region formed under a gate and between the source and drain regions.
Fan John C. C. (Chestnut Hill MA) Tsaur Bor-Yeu (Arlington MA) Gale Ronald P. (Bedford MA) Davis Frances M. (Framingham MA), Reducing dislocations in semiconductors utilizing repeated thermal cycling during multistage epitaxial growth.
Simmons Jerry A. ; Sherwin Marc E. ; Drummond Timothy J. ; Weckwerth Mark V., Resonant tunneling device with two-dimensional quantum well emitter and base layers.
Salerno Jack P. (Waban MA) Lee Jhang W. (Mansfield MA) McCullough Richard E. (Wrentham MA), Selective OMCVD growth of compound semiconductor materials on silicon substrates.
Sasaki Kazuaki,JPX ; Yamamoto Osamu,JPX, Semiconductor light-emitting device capable of having good stability in fundamental mode of oscillation, decreasing curr.
Liu, Chun-Li; Barr, Alexander L.; Grant, John M.; Nguyen, Bich-Yen; Orlowski, Marius K.; Stephens, Tab A.; White, Ted R.; Thomas, Shawn G., Semiconductor structure with different lattice constant materials and method for forming the same.
Berger, Paul R.; Thompson, Phillip E.; Lake, Roger; Hobart, Karl; Rommel, Sean L., Si-based resonant interband tunneling diodes and method of making interband tunneling diodes.
Kapoor Ashok K. (Palo Alto CA) Ciacchella J. Frank (Sunnyvale CA), Sidewall contact bipolar transistor with controlled lateral spread of selectively grown epitaxial layer.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo- and lateral epitaxial overgrowth of Group III-nitride epitaxial layers with Group III-nitride buffer layer and resulting structures.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
Hosomi, Shigeyuki; Hisamatsu, Tadashi, Solar cell with bypass function and multi-junction stacked type solar cell with bypass function, and method for manufacturing these devices.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhi Yuan; Fiorenza, James, Solutions for integrated circuit integration of alternative active area materials.
Belyansky, Michael P.; Chidambarrao, Dureseti; Dokumaci, Omer H.; Doris, Bruce B.; Gluschenkov, Oleg, Structure and method to improve channel mobility by gate electrode stress modification.
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Freundlich Alexandre (Houston TX) Vilela Mauro F. (Houston TX) Bensaoula Abdelhak (Houston TX) Ignatiev Alex (Houston TX), Tandem solar cell with improved tunnel junction.
Bedell,Stephen W.; Domenicucci,Anthony G.; Fogel,Keith E.; Leobandung,Effendi; Sadana,Devendra K., Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer.
Lin, Che-Yu; Yu, Ming-Hua; Lee, Tze-Liang; Yang, Chan-Lon, Fin structure of semiconductor device, manufacturing method thereof, and manufacturing method of active region of semiconductor device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.