A systolic FIR filter circuit includes a plurality of multipliers, a plurality of sample pre-adders, each respective one of the sample pre-adders connected to a sample input of a respective multiplier, and an output cascade adder chain including a respective output adder connected to a respective mu
A systolic FIR filter circuit includes a plurality of multipliers, a plurality of sample pre-adders, each respective one of the sample pre-adders connected to a sample input of a respective multiplier, and an output cascade adder chain including a respective output adder connected to a respective multiplier. The output cascade adder chain includes a selectable number of delays between adjacent output adders. An input sample chain has a first leg and a second leg. Each respective one of the sample pre-adders receives a respective input from the first leg and a respective input from the second leg. The input sample chain has, between adjacent sample points in at least one of the legs, a selectable number of sample delays related to the selectable number of output delays. Connections of inputs from the input sample chain to the sample pre-adders are adjusted to account for the selectable number.
대표청구항▼
1. A systolic FIR filter circuit comprising: a plurality of multipliers, each respective one of said multipliers having a respective coefficient input, a respective sample input, and a respective multiplier output;a plurality of sample pre-adders, each respective one of said sample pre-adders connec
1. A systolic FIR filter circuit comprising: a plurality of multipliers, each respective one of said multipliers having a respective coefficient input, a respective sample input, and a respective multiplier output;a plurality of sample pre-adders, each respective one of said sample pre-adders connected to a sample input of a respective one of said multipliers;an output cascade adder chain comprising a respective output adder connected to a respective multiplier output of each respective one of said multipliers, each respective output adder having a first input receiving said respective multiplier output, and, except for a first output adder in said output cascade adder chain, having a second input receiving an output of a previous one of said output adders, said output cascade adder chain further comprising a selectable number of output delays between adjacent ones of said output adders; andan input sample chain having a first leg and a second leg; wherein:each respective one of said sample pre-adders receives a respective input from a respective sample point in said first leg and a respective input from a respective sample point said second leg;said input sample chain has, between adjacent sample points in at least one of said legs, a selectable number of sample delays related to said selectable number of output delays; andconnections of inputs from said input sample chain to said sample pre-adders are adjusted to account for said selectable number. 2. The systolic FIR filter circuit of claim 1 wherein said connections are adjusted by varying patterns of wiring from said input sample chain to said sample pre-adders. 3. The systolic FIR filter circuit of claim 1 wherein said connections are adjusted by varying delays in at least one of said legs. 4. The systolic FIR filter circuit of claim 3 wherein: said delays comprise memories; andsaid delays are varied by adjusting read addresses relative to write addresses. 5. The systolic FIR filter circuit of claim 4 wherein: said systolic FIR filter circuit is a multichannel filter circuit having a number of channels; andeach of said memories has a depth equal to said number of channels. 6. The systolic FIR filter circuit of claim 3 wherein samples are input at a common point of said first leg and said second leg. 7. The systolic FIR filter circuit of claim 1 wherein samples are input at one end of said first leg. 8. A programmable integrated circuit device configured as a systolic FIR filter circuit, said configured programmable integrated circuit device comprising: a plurality of multipliers, each respective one of said multipliers having a respective coefficient input, a respective sample input, and a respective multiplier output;a plurality of sample pre-adders, each respective one of said sample pre-adders connected to a sample input of a respective one of said multipliers;an output cascade adder chain comprising a respective output adder connected to the respective multiplier output of each respective one of said multipliers, each respective output adder having a first input receiving said respective multiplier output, and, except for a first output adder in said output cascade adder chain, having a second input receiving an output of a previous one of said output adders, said an output cascade adder chain further comprising a selectable number of output delays between adjacent ones of said output adders; andan input sample chain having a first leg and a second leg; wherein:each respective one of said sample pre-adders receives a respective input from a respective sample point in said first leg and a respective input from a respective sample point in said second leg;said input sample chain has, between adjacent sample points in at least one of said legs, a selectable number of sample delays related to said selectable number of output delays;said sample delays are implemented by on-board memories of said programmable integrated circuit device; andsaid selectable number of sample delays are adjusted relative to said selectable number of output delays to maintain timing in said systolic FIR filter circuit. 9. The configured programmable integrated circuit device of claim 8 wherein said selectable number of sample delays are adjusted relative to said selectable number of output delays by adjusting read addresses relative to write addresses. 10. The configured programmable integrated circuit device of claim 8 wherein samples are input at a common point of said first leg and said second leg. 11. The configured programmable integrated circuit device of claim 8 wherein: said systolic FIR filter circuit is a multichannel filter circuit having a number of channels; andeach of said memories has a depth equal to said number of channels. 12. The configured programmable integrated circuit device of claim 8 wherein at least one of (a) said plurality of multipliers, (b) said plurality of pre-adders, and (c) said output cascade adder chain, is implemented in one or more specialized processing blocks on said programmable integrated circuit device. 13. The configured programmable integrated circuit device of claim 12 wherein: said number of sample delays between adjacent sample points of said second leg is one more than said number of output delays; andsaid number of sample delays between adjacent sample points of said first leg is one less than said number of output delays. 14. The configured programmable integrated circuit device of claim 13 wherein: said number of output delays is 1;said number of sample delays between adjacent sample points of said second leg is 2; andsaid first leg is a conductor. 15. The configured programmable integrated circuit device of claim 14 wherein said conductor is outside said one or more specialized processing blocks. 16. A method of configuring a programmable integrated circuit device as a systolic FIR filter circuit, said method comprising: configuring a plurality of multipliers with, each respective one of said multipliers having a respective coefficient input, a respective sample input, and a respective multiplier output;configuring a plurality of sample pre-adders, by connecting each respective one of said sample pre-adders to a sample input of a respective one of said multipliers;configuring an output cascade adder chain by connecting a respective output adder to the respective multiplier output of each respective one of said multipliers, each respective output adder having a first input receiving said respective multiplier output, and, except for a first output adder in said output cascade adder chain, having a second input receiving an output of a previous one of said output adders, and further configuring a selectable number of output delays between adjacent ones of said output adders; andconfiguring an input sample chain having a first leg and a second leg; wherein:each respective one of said sample pre-adders receives a respective input from a respective sample point in said first leg and a respective input from a respective sample point in said second leg; andsaid input sample chain has, between adjacent sample points in at least one of said legs, a selectable number of sample delays related to said selectable number of output delays; said method further comprising:implementing said sample delays using on-board memories of said programmable integrated circuit device; andadjusting said selectable number of sample delays relative to said selectable number of output delays to maintain timing in said systolic FIR filter circuit. 17. The method of claim 16 wherein adjusting comprises adjusting read addresses relative to write addresses. 18. The method of claim 16 further comprising configuring a sample input at a common point of said first leg and said second leg. 19. The method of claim 16 wherein: said systolic FIR filter circuit is a multichannel filter circuit having a number of channels; said method further comprising:configuring each of said memories to have a depth equal to said number of channels. 20. The method of claim 16 comprising implementing at least one of (a) said plurality of multipliers, (b) said plurality of pre-adders, and (c) said output cascade adder chain, in one or more specialized processing blocks on said programmable integrated circuit device. 21. The method of claim 20 further comprising: implementing said number of sample delays between adjacent sample points of said second leg as one more than said number of output delays; andimplementing said number of sample delays between adjacent sample points of said first leg as one less than said number of output delays. 22. The method of claim 21 wherein: said number of output delays is 1; said method further comprising:implementing said number of sample delays between adjacent sample points of said second leg as 2; andimplementing said first leg as a conductor. 23. The method of claim 22 wherein said conductor is outside said one or more specialized processing blocks. 24. A systolic FIR filter circuit comprising: an input sample chain having a first leg and a second leg; anda plurality of taps, wherein for each of said taps, a sample from a respective sample point in said first leg is combined with a sample from a respective sample point in said second leg; wherein:said input sample chain has an input at a point common to both said legs; andfor each of said taps, said respective sample point in said first leg and said respective sample point in said second leg are separated from said common point by an identical number of sample points. 25. The systolic FIR filter circuit of claim 24 wherein said first leg and said second leg extend parallel to one another. 26. The systolic FIR filter circuit of claim 24 wherein: outputs of said taps are combined in an output cascade adder chain comprising a respective adder for each of said taps and a selectable number of output delays between each of said adders; andsaid input sample chain has, between adjacent sample points, a selectable number of sample delays related to said selectable number of output delays. 27. The systolic FIR filter circuit of claim 26 wherein: said number of sample delays between adjacent sample points of said second leg is one more than said number of output delays; andsaid number of sample delays between adjacent sample points of said first leg is one less than said number of output delays. 28. The systolic FIR filter circuit of claim 27 wherein: said number of output delays is 1;said number of sample delays between adjacent sample points of said second leg is 2; andsaid first leg is a conductor.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (218)
Hogenauer, Eugene B., Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Jekel Richard N. (La Mesa CA), Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing.
Doddington George D. (McLean VA) Pawate Basavaraj (Dallas TX) Mahant-Shetti Shivaling (Richardson TX) Smith Derek (Lafayette LA), Apparatus, system and methods for distributed signal processing.
Pawate Basavaraj (Dallas TX) Doddington George (McLean VA) Mahant-Shetti Shivaling S. (Richardson TX) Smith Derek (Lafayette LA), Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit.
Balmer Keith (Bedford GB2) Ing-Simmons Nicholas (Huntingdon GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX) Read Christopher J. (Houston TX) Polan, Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section.
Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
Gomola John W. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Jones F. David (Pittsburgh PA) Wallace Frank E. (Irwin PA) Marano Ross T. (Murrysville PA), Combined file and directory system for a process control digital computer system.
Phillips William C. ; Pascale Michael V. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Weigand Benjamin F. ; Dirndorfer Walter M. ; Prill Robert S. ; Siegel Arnold B. ; Nogay Richard H., Common receive module for a programmable digital radio.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
Ramamurthy Srinivas ; Berger Neal ; Fahey ; Jr. James,FRX ; Gongwer Geoffrey S. ; Saiki William J. ; Tam Eugene Jinglun, Configuration control in a programmable logic device using non-volatile elements.
Weng Chia-Shiann (Austin TX) Kuenast Walter U. (Austin TX) Anderson Donald C. (Austin TX) Curtis Peter C. (Austin TX) Greene Richard L. (Austin TX), DSP co-processor for use on an integrated circuit that performs multiple communication tasks.
Ehlig Peter N. (Houston TX) Boutaud Frederic (Roquefort les Pins FRX) Hollander James F. (Dallas TX), Data processor with sets of two registers where both registers receive identical information and when context changes in.
Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Furtek Frederick (Menlo Park CA), Diagonal wiring between abutting logic cells in a configurable logic array.
Gomola John W. (Pittsburgh PA) Giras Theodore C. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Putman Richard E. (Pittsburgh PA) Gilbreath Rodney E. (Pittsburgh PA) Deliyannides John S. (Wilmington, Digital computer monitored and/or operated system or process which is structured for operation with an improved automati.
Brueckmann Dieter (Meerbusch DEX) Preuss Walfried (Hoehenkirchen-Siegertsb DEX), Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based o.
Adrian Andrew A. (Melrose MA) Danielson Michael S. (Wrentham MA) Meyers David B. (Walpole MA) Spiegel Leo (Sharon MA), Digital signal processing for linearization of small input signals to a tri-state power switch.
Phillips William C. ; Hilterbrick Charles L. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Pascale Michael V. ; Prill Robert S., Digitally programmable multifunction radio system architecture.
Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
Lloyd C. Cox ; Gary A. Gramlich ; Robert M. Baker ; Stephen Freeman ; Brian P. Neary ; Cynthia R. Krzemien ; Jordan A. Krim ; Luis R. Nunez, General purpose filter.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valerity B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ;, Hexagonal sense cell architecture.
Ku Walter H. (La Jolla CA) Linderman Richard W. (Dayton OH) Chau Paul M. (Ithaca NY) Reusens Peter P. (Destel Bergin BEX), High performance signal processor.
Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
Hsieh ; deceased Hung-Cheng (late of Sunnyvale CA) Carter ; administrator by William S. (Santa Clara CA) Erickson Charles R. (Fremont CA) Cheung Edmond Y. (San Jose CA), Logic structure and circuit for fast carry.
Hsieh Hung-Cheng (583 Loch Lomond Ct. Sunnyvale CA 94087) Carter William S. (3024 Aspen Dr. Santa Clara CA 95051) Erickson Charles S. (3412 Atwater Ct. Fremont CA 94536) Cheung Edmond Y. (1302 Shelby, Logic structure and circuit for fast carry.
Tobias David F., Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic.
Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Logic system of logic networks with programmable selected functions and programmable operational controls.
Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
Harrison David A. (Cupertino CA) Silver Joshua M. (Sunnyvale CA) Soe Soren T. (San Jose CA), Method for programming complex PLD having more than one function block type.
Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Kolze Paige A. ; Chan Andrew K. ; Apland James A., Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller customized function call method, system and apparatus.
Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller method, system and apparatus.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
Lane Christopher F. ; Reddy Srinivas T. ; Cliff Richard G. ; Zaveri Ketan H. ; Pedersen Bruce B. ; Veenstra Kerry, Programmable logic device circuitry for improving multiplier speed and/or efficiency.
Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., System for distributing clocks using a delay lock loop in a programmable logic circuit.
Guttag Karl M. (Missouri City TX) Simpson Richard (Bedford GB2) Walsh Brendan (Bedford GB2), Three input arithmetic logic unit forming mixed arithmetic and boolean combinations.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator and mask generator.
Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Gove Robert J. (Plano TX) Read Christopher J. (Houston TX) Golston Jeremiah E. (Sugar Land TX) Poland Sydney W. (Katy TX) Ing-Simmons Nich, Three input arithmetic logic unit with mask generator.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with shifter.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Philip,GBX, Three input arithmetic logic unit with shifter and/or mask generator.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.