3-D stacked and aligned processors forming a logical processor with power modes controlled by respective set of configuration parameters
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/065
G06F-001/32
G06F-001/26
출원번호
US-0452040
(2012-04-20)
등록번호
US-9391047
(2016-07-12)
발명자
/ 주소
Emma, Philip G.
출원인 / 주소
International Business Machines Corporation
대리인 / 주소
Davis, Jennifer R.
인용정보
피인용 횟수 :
0인용 특허 :
14
초록▼
Processor devices are provided which operate in one of multiple power operating modes. A processor device comprises first and second processor chips connected in a stacked configuration, and which respectively include first and second processors that operate as a single logical processor. A mode con
Processor devices are provided which operate in one of multiple power operating modes. A processor device comprises first and second processor chips connected in a stacked configuration, and which respectively include first and second processors that operate as a single logical processor. A mode control circuit generates control signals and different sets of configuration parameters. A first control signal is generated to input a first set of configuration parameters to the single logical processor, which is utilized to operate the single logical processor in a first power operating mode wherein the first processor is turned on and the second processor is turned off. A second control signal is generated to input a second set of configuration parameters to the single logical processor, which is utilized to operate the single logical processor in a second power operating mode wherein both the first processor and the second processor are turned on.
대표청구항▼
1. A semiconductor device, comprising: a first processor chip comprising a first processor;a second processor chip comprising a second processor;wherein the first and second processor chips are connected in a stacked configuration, wherein the first and second processors are vertically aligned and c
1. A semiconductor device, comprising: a first processor chip comprising a first processor;a second processor chip comprising a second processor;wherein the first and second processor chips are connected in a stacked configuration, wherein the first and second processors are vertically aligned and connected through vertical connections, and wherein the vertically aligned first and second processors are configured to operate as a single logical processor and commonly share a plurality of input/output ports; anda mode control circuit configured to: (i) generate different sets of configuration parameters to operate the single logical processor in different power operating modes; (ii) generate a first control signal to selectively input a first set of the configuration parameters to the single logical processor; and (iii) generate a second control signal to selectively input a second set of the configuration parameters to the single logical processor;wherein the single logical processor is configured to (i) utilize the first set of the configuration parameters to operate the single logical processor in a first power operating mode wherein the first processor is turned on and the second processor is turned off; and (ii) utilize the second set of the configuration parameters to operate the single logical processor in a second power operating mode wherein both the first processor and the second processor are turned on;wherein in the second power operating mode, both the first processor and the second processor operate at less than full power so that a total power of the single logical processor in the second power operating mode is substantially the same as a total power of the single logical processor in the first power operating mode when only the first processor is turned on and operating at full power. 2. The device of claim 1, wherein the first and second processor chips are substantially the same. 3. The device of claim 1, wherein the first and second processor chips are mounted face-to-back. 4. The device of claim 1, wherein the first and second processor chips are mounted face-to-face. 5. The device of claim 1, wherein the first and second processor chips each comprise n processors. 6. The device of claim 5, wherein the n processors of the first processor chip are aligned to corresponding ones of the n processors of the second processor chip. 7. The device of claim 1, wherein in the first power operating mode, the first processor of the single logical processor is turned on and operating at full power. 8. The device of claim 1, wherein in the second power operating mode, the first and second processors of the single logical processor each operate at about 50% of its maximum power. 9. The device of claim 1, wherein the first and second sets of the configuration parameters serve to modulate a power supply voltage level applied to the first and second processors. 10. The device of claim 1, wherein the first and second sets of the configuration parameters serve to modulate an operating frequency of the first and second processors. 11. A semiconductor package, comprising: a package substrate comprising electrical wiring; anda plurality of 3-D stacked processor chips mounted on the package substrate,wherein each of the 3-D stacked processor chips comprises:a first processor chip mounted on the package substrate, the first processor chip comprising a first processor;a second processor chip mounted on the first processor chip, the second processor chip comprising a second processor;wherein the first and second processors are vertically aligned and connected through vertical connections, and wherein the vertically aligned first and second processors are configured to operate as a single logical processor and commonly share a plurality of input/output ports connected to the electrical wiring on, the package substrate; anda mode control circuit configured to: (i) generate different sets of configuration parameters to operate the single logical processor in different power operating modes; (ii) generate a first control signal to selectively input a first set of the configuration parameters to the single logical processor; and (iii) generate a second control signal to selectively input a second set of the configuration parameters to the single logical processor;wherein the single logical processor is configured to (i) utilize the first set of the configuration parameters to operate the single logical processor in a first power operating mode wherein the first processor is turned on and the second processor is turned off; and (ii) utilize the second set of the configuration parameters to operate the single logical processor in a second power operating mode wherein both the first processor and the second processor are turned on;wherein in the second power operating mode, both the first processor and the second processor operate at less than full power so that a total power of the single logical processor in the second power operating mode is substantially the same as a total power of the single logical processor in the first power operating mode when only the first processor is turned on and operating at full power. 12. The semiconductor package of claim 11, wherein the first and second processor chips are substantially the same. 13. The semiconductor package of claim 11, wherein the first and second processor chips are mounted face-to-back. 14. The semiconductor package of claim 11, wherein the first and second processor chips are mounted face-to-face. 15. The semiconductor package of claim 11, wherein the first and second processor chips each comprise ii processors. 16. The semiconductor package of claim 15, wherein the n processors of the first processor chip are aligned to corresponding ones of the n processors of the second processor chip. 17. The semiconductor package of claim 11, wherein in the first power operating mode, the first processor of the single logical processor is turned on and operating at full power. 18. The semiconductor package of claim 11, wherein in the second power operating mode, the first and second processors of the single logical processor each operate at about 50% of its maximum power. 19. The semiconductor package of claim 11, wherein the first and second sets of the configuration parameters serve to modulate a power supply voltage level applied to the first and second processors. 20. The semiconductor package of claim 11, wherein the first and second sets of the configuration parameters serve to modulate an operating frequency of the first and second processors. 21. A semiconductor device, comprising: a first processor chip comprising a first processor;a second processor chip comprising a second processor;wherein the first and second processor chips are connected in a stacked configuration, wherein the first and second processors are vertically aligned and connected through vertical connections, and wherein the vertically aligned first and second processors are configured to operate as a single logical processor and commonly share a plurality of input/output ports; anda mode control circuit configured to: (i) generate different sets of configuration parameters to operate the single logical processor in different power operating modes; (ii) generate a first control signal to selectively input a first set of the configuration parameters to the single logical processor; and (iii) generate a second control signal to selectively input a second set of the configuration parameters to the single logical processor;wherein the single logical processor is configured to (i) utilize the first set of the configuration parameters to operate the single logical processor in a first power operating mode wherein the first processor is turned on and the second processor is turned off; and (ii) utilize the second set of the configuration parameters to operate the single logical processor in a second power operating mode wherein both the first processor and the second processor are turned on. 22. The device of claim 21, wherein the first and second processor chips are substantially the same. 23. The device of claim 21, wherein the first and second processor chips each comprise ii processors. 24. The device of claim 23, wherein the n processors of the first processor chip are aligned to corresponding ones of the n processors of the second processor chip. 25. The device of claim 21, wherein in the first power operating mode, the first processor of the single logical processor is turned on and operating at full power. 26. The device of claim 21, wherein in the second power operating mode, the first and second processors of the single logical processor each operate at about 50% of its maximum power. 27. The device of claim 21, wherein the first and second sets of the configuration parameters serve to modulate a power supply voltage level applied to the first and second processors. 28. The device of claim 21, wherein the first and second sets of the configuration parameters serve to modulate an operating frequency of the first and second processors.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (14)
Pan, Yu-Tang; Wu, Cheng-Ting; Chou, Shih-Wen; Liu, Hui-Ping, Chip package without core and stacked chip package structure.
Zhou, Qing A; Lu, Daoqiang; Shi, Wei; He, Jiangqi, Electronic assembly with stacked IC's using two or more different connection technologies and methods of manufacture.
Tanguay ; Jr. Armand R. (Fullerton CA) Jenkins B. Keith (Long Beach CA), Modulator-based photonic chip-to-chip interconnections for dense three-dimensional multichip module integration.
Bertin Claude Louis ; Hedberg Erik Leight ; Leas James Maro ; Voldman Steven Howard, Multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes.
Carson John C. (Corona del Mar CA) DeCaro Robert E. (San Juan Capistrano CA) Hsu Ying (Huntington Beach CA) Miyake Michael K. (Westminster CA), Stackable modules and multimodular assemblies.
Segelken John M. (Morristown NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY) Wu Lesley J. (Denville NJ), Stacked board assembly for computing machines, including routing boards.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.