Multi-addressable register files and format conversions associated therewith
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/30
G06F-009/302
출원번호
US-0716998
(2012-12-17)
등록번호
US-9395981
(2016-07-19)
발명자
/ 주소
Gschwind, Michael K.
Olsson, Brett
출원인 / 주소
INTERNATIONAL BUSINESS MACHINES CORPORATION
대리인 / 주소
Kinnaman, Jr., Esq, William A.
인용정보
피인용 횟수 :
1인용 특허 :
60
초록▼
A multi-addressable register file is addressed by a plurality of types of instructions, including scalar, vector and vector-scalar extension instructions. It may be determined that data is to be translated from one format to another format. If so determined, a convert machine instruction is executed
A multi-addressable register file is addressed by a plurality of types of instructions, including scalar, vector and vector-scalar extension instructions. It may be determined that data is to be translated from one format to another format. If so determined, a convert machine instruction is executed that obtains a single precision datum in a first representation in a first format from a first register; converts the single precision datum of the first representation in the first format to a converted single precision datum of a second representation in a second format; and places the converted single precision datum in a second register.
대표청구항▼
1. A method of executing a machine instruction, said method comprising: obtaining, by a processor, a machine instruction for execution, the machine instruction being defined for computer execution according to a computer architecture, the machine instruction comprising: at least one field used to sp
1. A method of executing a machine instruction, said method comprising: obtaining, by a processor, a machine instruction for execution, the machine instruction being defined for computer execution according to a computer architecture, the machine instruction comprising: at least one field used to specify a first register;at least one other field used to specify a second register; andat least one opcode field including an operation code to identify a format conversion instruction, wherein the operation code explicitly specifies a format of information in the first register and a format of information to be placed in the second register; andexecuting, by the processor, the machine instruction, the executing comprising: obtaining from the first register a single-precision binary floating point datum in a first representation in a first format;converting the single-precision binary floating point datum of the first representation in the first format to a converted single-precision binary floating point datum of a second representation in a second format, wherein the first format is of a different size than the second format and wherein at least one of the first format or the second format is 64-bit; andplacing the converted single-precision binary floating point datum in the second register, wherein the single-precision binary floating point datum obtained from the first resister comprises a signaling Not-a-Number (SNaN) as defined by a standard for representing the floating point datum, and wherein the SNaN is preserved as a SNaN in the second register. 2. The method of claim 1, further comprising: determining that the single-precision binary floating point datum of the first representation in the first format is to be converted to a single-precision binary floating point datum of the second representation in the second format; andobtaining the format conversion instruction, based on the determining. 3. The method of claim 2, wherein the determining is performed by a compiler executing on the processor or on another processor. 4. The method of claim 1, wherein at least one of the first register and the second register is a register of a multi-addressable register file. 5. The method of claim 4, wherein the multi-addressable register file comprises a plurality of registers, and wherein a first subrange of bits of one or more registers of the plurality of registers is defined for data of a first format, a second subrange of bits of the one or more registers of the plurality of registers is defined for data of one or more second formats, and an entire range of bits of the one or more registers of the plurality of registers is defined for data of a third format. 6. The method of claim 5, wherein each of the plurality of registers is defined to include 64-bit scalar single-precision floating point data and 32-bit vector single-precision floating point data. 7. The method of claim 1, wherein the machine instruction is inserted between a first instruction and a second instruction, the second instruction having a dependence on the first instruction, and the first instruction to produce data having a different format than a format used by the second instruction. 8. The method of claim 7, wherein the first register includes a datum of the first instruction to be converted. 9. The method of claim 1, wherein (i) the first representation comprises a vector representation and the first format is 32-bit and the second representation comprises a scalar representation and the second format is 64-bit, or (ii) the first representation comprises a scalar representation and the first format is 64-bit and the second representation comprises a vector representation and the second format is 32-bit. 10. The method of claim 1, wherein the format conversion instruction includes a replication function.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (60)
Cutler David N. (Bellevue WA) Orbits David A. (Redmond WA) Bhandarkar Dileep (Shrewsbury MA) Cardoza Wayne (Merrimack NH) Witek Richard T. (Littleton MA), Apparatus and method for data induced condition signalling.
Hinds Christopher Neal ; Jaggar David Vivian ; Matheny David Terrence ; Seal David James,GBX, Apparatus and method for processing data having a mixed vector/scalar register file.
Cutler David N. (Bellevue WA) Orbits David A. (Redmond WA) Bhandarkar Dileep (Shrewsbury MA) Cardoza Wayne (Merrimack NH) Witek Richard T. (Littleton MA), Apparatus and method for recovering from missing page faults in vector data processing operations.
Lynch Thomas W. ; Ahmed Ashraf, Apparatus and method for tagging floating point operands and results for rapid detection of special floating point numbers.
Yoshida Toyohiko (Itami JPX), Apparatus for a multi-data store or load instruction for transferring multiple contiguous storage locations in one trans.
Pentovski Vladimir ; Bennett Gerald ; Fischer Stephen A. ; Heit Eric ; Hinton Glenn J. ; Roussel Patrice L., Checking data type of operands specified by an instruction using attributes in a tagged array architecture.
Abdallah Mohammad A. F. ; Hsieh Hsien-Cheng E. ; Huff Thomas R. ; Pentkovski Vladimir ; Roussel Patrice ; Thakkar Shreekant S., Conversion from packed floating point data to packed 8-bit integer data in different architectural registers.
Meier Stephan G. ; Juffa Norbert ; Achenbach Michael D. ; Weber Frederick D., Converting register data from a first format type to a second format type if a second type instruction consumes data produced by a first type instruction.
Abdallah Mohammad A. F. ; Hsieh Hsien-Cheng E. ; Huff Thomas R. ; Pentkovski Vladimir ; Roussel Patrice ; Thakkar Shreekant S., Data conversion between floating point packed format and integer scalar format.
Mahant-Shetti Shivaling S. ; Smith Derek J. ; Pawate Basavaraj I. ; Doddington George R. ; Bean Warren L. ; Harward Mark G. ; Aton Thomas J., Distributed processing memory chip with embedded logic having both data memory and broadcast memory.
Glew Andrew F. (Hillsboro OR) Mennemeier Larry M. (Boulder Creek CA) Peleg Alexander D. (Haifa ILX) Bistry David (Cupertino CA) Mittal Millind (South San Francisco CA) Dulong Carole (Saratoga CA) Kow, Executing different instructions that cause different data type operations to be performed on single logical register fi.
Fuller Richard A. (West Hurley NY) Ghose Arun K. (Hyde Park NY) Sell Faith W. (Saugerties NY) Siegel Michael S. (Hyde Park NY), Execution unit with an integrated vector operation capability.
Oberman Stuart F., Floating point addition pipeline configured to perform floating point-to-integer and integer-to-floating point conversion operations.
Fujii Hiroaki (Kokubunji CA JPX) Hamanaka Naoki (Palo Alto CA) Tanaka Teruo (Hachoiji JPX) Inagami Yasuhiro (Kodaira JPX) Tamaki Yoshiko (Kodaira JPX), Information processing apparatus having a register file used interchangeably both as scalar registers of register window.
Putrino Michael ; Eisen Lee E., Load-store unit and method of loading and storing single-precision floating-point registers in a double-precision archi.
Hsieh Hsien-Cheng E. ; Huff Thomas R. ; Pentkovski Vladimir ; Roussel Patrice ; Thakkar Shreekant S., Method and apparatus for parallel conversion of color values from a single precision floating point format to an integer.
Agarwal Ramesh Chandra ; Groves Randall Dean ; Gustavson Fred Gehrung ; Johnson Mark Alan ; Olsson Brett, Method and system for providing a single-instruction, multiple-data execution unit for performing single-instruction, mu.
Trissel David W. (Austin TX) Dorris Roderick L. (Austin TX) Werbner Stuart A. (Austin TX), Method for rapidly processing floating-point operations which involve exceptions.
Makineni Sivakumar ; Kimn Sunnhyuk ; Doshi Gautam B. ; Golliver Roger A., Method for setting a bit associated with each component of packed floating-pint operand that is normalized in SIMD operations.
Favor John G., Microprocessor including multiple register files mapped to the same logical storage and inhibiting sychronization between the register files responsive to inclusion of an instruction in an instructio.
Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808, Processor utilizing reconfigurable process segments to accomodate data word length.
Glew, Andrew F.; Menneneier, Larry M.; Peleg, Alexander D.; Bistry, David; Mittal, Millind; Dulong, Carole; Kowashi, Eiichi; Eitan, Benny; Lin, Derrik; Vakkalagadda, Romamohan R., Processor with instructions that operate on different data types stored in the same single logical register file.
Glew,Andrew F.; Mennemeier,Larry M.; Peleg,Alexander D.; Bistry,David; Mittal,Millind; Dulong,Carole; Kowashi,Eiichi; Eitan,Benny; Lin,Derrik; Vakkalagadda,Romamohan R., Processor with instructions that operate on different data types stored in the same single logical register file.
Gschwind, Michael Karl; Hofstee, Harm Peter; Hopkins, Martin Edward, SIMD datapath coupled to scalar/vector/address/conditional data register file with selective subpath scalar processing mode.
Blomgren James S. (San Jose CA) Richter David E. (Milpitas CA) Brashears Cheryl Senter (Cupertino CA), Shared floating-point registers and register port-pairing in a dual-architecture CPU.
Watanabe Akira (San Jose CA) Maheshwari Dinesh C. (Santa Clara CA) McKeever Bruce T. (Cupertino CA) Somasundaram Madian (San Jose CA), System for transferring M elements X times and transferring N elements one time for an array that is X*M+N long responsi.
Taborn Michael Preston (Austin TX) Bailey Roger Ned (Austin TX) Burchfiel Steven Michael (Austin TX), Variable stage load path and method of operation.
Lagneau, Olivier; Darcy, Joseph, System and method for conversion of numeric values between different number base formats, for use with software applications.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.