Semiconductor package having supporting plate and method of forming the same
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/065
H01L-025/00
H01L-023/31
H01L-023/00
H01L-025/18
출원번호
US-0184951
(2014-02-20)
등록번호
US-9412720
(2016-08-09)
우선권정보
KR-10-2011-0088094 (2011-08-31)
발명자
/ 주소
Nam, Tae-Duk
Kim, Jin-Ho
Kim, Hyuk-Su
Kim, Hyoung-Suk
Lee, Tae-Young
출원인 / 주소
Samsung Electronics Co., Ltd.
대리인 / 주소
Myers Bigel & Sibley, P.A.
인용정보
피인용 횟수 :
1인용 특허 :
58
초록▼
A semiconductor package may include a packaging substrate, a first semiconductor chip on the packaging substrate, and a support plate on the packaging substrate. The support plate may be spaced apart from the first semiconductor chip in a direction parallel with respect to a surface of the packaging
A semiconductor package may include a packaging substrate, a first semiconductor chip on the packaging substrate, and a support plate on the packaging substrate. The support plate may be spaced apart from the first semiconductor chip in a direction parallel with respect to a surface of the packaging substrate. A second semiconductor chip may be provided on the first semiconductor chip and on the support plate so that the first semiconductor chip is between the second semiconductor chip and the packaging substrate and so that the support plate is between the second semiconductor chip and the packaging substrate. An adhesion layer may bond the second semiconductor chip to the first semiconductor chip and may bond the second semiconductor chip to the support plate. In addition, an electrical coupling may be provided between the first semiconductor chip and the packaging substrate.
대표청구항▼
1. A semiconductor package, comprising: a substrate;a first semiconductor chip on the substrate, wherein the first semiconductor chip comprises a controller;a second semiconductor chip on the substrate, wherein the second semiconductor chip comprises a buffer chip;a chip stack on the first and the s
1. A semiconductor package, comprising: a substrate;a first semiconductor chip on the substrate, wherein the first semiconductor chip comprises a controller;a second semiconductor chip on the substrate, wherein the second semiconductor chip comprises a buffer chip;a chip stack on the first and the second semiconductor chips and having at least one third semiconductor chip;an adhesion layer between the first semiconductor chip and the chip stack and between the second semiconductor chip and the chip stack;a first conductive connection, wherein the first conductive connection penetrates the adhesion layer and connects the substrate to the first semiconductor chip, wherein a portion of the first conductive connection is between the first and second semiconductor chips; anda second conductive connection, wherein the second conductive connection penetrates the adhesion layer and connects the substrate to the second semiconductor chip, wherein a portion of the second conductive connection is between the first and second semiconductor chips; anda support plate between the substrate and the chip stack, wherein the adhesion layer is directly on the first semiconductor chip, the second semiconductor chip, and the support plate;wherein the chip stack includes a plurality of third semiconductor chips, wherein the plurality of third semiconductor chips comprises a plurality of memory chips, and wherein a sidewall of the first semiconductor chip is coplanar with a sidewall of a first one of the third semiconductor chips. 2. The semiconductor package according to claim 1, wherein top surfaces of the first semiconductor chip and the second semiconductor chip are formed at a same horizontal level. 3. The semiconductor package according to claim 2, wherein the adhesion layer is in direct contact with a top surface of the first semiconductor chip, a top surface of the second semiconductor chip, and a bottom surface of the chip stack. 4. The semiconductor package according to claim 3, wherein the adhesion layer is in direct contact with the first of the third semiconductor chips, and the first semiconductor chip. 5. The semiconductor package according to claim 2, wherein the second semiconductor chip has a same thickness as the first semiconductor chip. 6. The semiconductor package according to claim 1, wherein a sidewall of the second semiconductor chip is coplanar with a sidewall of the first one of the third semiconductor chips. 7. The semiconductor package according to claim 1, wherein the first of the third semiconductor chips has a greater width than the first semiconductor chip and has a greater width than the second semiconductor chip. 8. The semiconductor package according to claim 7, wherein each of the third semiconductor chips has a same thickness. 9. The semiconductor package according to claim 1, wherein at least a portion of the conductive connection is physically located directly between the second semiconductor chip and the chip stack in a direction perpendicular with respect to a surface of the substrate. 10. The semiconductor package according to claim 1, wherein the conductive connection comprises a wire bond. 11. The semiconductor package of claim 1 wherein the buffer chip is between the controller and the support plate. 12. A semiconductor package, comprising: a first semiconductor chip on a substrate;a second semiconductor chip on the substrate, the second semiconductor chip being separate from the first semiconductor chip;a support plate on the substrate, wherein the second semiconductor chip is between the first semiconductor chip and the support plate;a chip stack on the first and second semiconductor chips and the support plate and having at least one third semiconductor chip;an adhesion layer between the first semiconductor chip and the chip stack, between the second semiconductor chip and the chip stack, and between the support plate and the chip stack;a first conductive connection, wherein the first conductive connection penetrates the adhesion layer and connects the substrate to the first semiconductor chip, wherein a portion of the first conductive connection is between the first and second semiconductor chips; anda second conductive connection, wherein the second conductive connection penetrates the adhesion layer and connects the substrate to the second semiconductor chip, wherein a portion of the second conductive connection is between the second semiconductor chip and the support plate;wherein the chip stack includes a plurality of third semiconductor chips, wherein a sidewall of the first semiconductor chip is coplanar with a sidewall of a first one of the third semiconductor chips,wherein the adhesion layer is in direct contact with the first and second semiconductor chips and the support plate, andwherein the first conductive connection and the second conductive connection are between the third semiconductor chip and the substrate. 13. The semiconductor package of claim 12 wherein the first semiconductor chip comprises a controller, wherein the second semiconductor chip comprises a buffer chip, and wherein the plurality of third semiconductor chips comprises a plurality of memory chips. 14. The semiconductor package of claim 13 wherein the buffer chip is between the controller and the support plate. 15. The semiconductor package of claim 12 wherein all portions of the first conductive connection and the second conductive connection are in a shadow region of the third semiconductor chip. 16. A semiconductor package, comprising: a substrate;a first semiconductor chip on the substrate, wherein the first semiconductor chip comprises a controller;a second semiconductor chip on the substrate, wherein the second semiconductor chip comprises a buffer chip;a chip stack on the first and the second semiconductor chips and having at least one third semiconductor chip, wherein the chip stack includes a plurality of third semiconductor chips, wherein a sidewall of the first semiconductor chip is coplanar with a sidewall of a first one of the third semiconductor chips, and wherein the plurality of third semiconductor chips comprises a plurality of memory chips;an adhesion layer between the first semiconductor chip and the chip stack and between the second semiconductor chip and the chip stack;a first conductive connection, wherein the first conductive connection penetrates the adhesion layer and connects the substrate to the first semiconductor chip;a second conductive connection, wherein the second conductive connection penetrates the adhesion layer and connects the substrate to the second semiconductor chip; anda support plate between the substrate and the chip stack, wherein the adhesion layer is directly on the first semiconductor chip, the second semiconductor chip, and the support plate;wherein the buffer chip is between the controller and the support plate.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (58)
Walters Richard (58 Leandre St. Manchester NH 03102), Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position.
Hileman Vince (San Jose CA) Kitlas Kenneth (San Jose CA) Willis Clifford B. (Tracy CA), Card guide with groove having a base portion and ramped portion which restrains an electronic card.
Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
Pepe Angel A. (Irvine CA) Reinker David M. (Rancho Santa Margarita CA) Minahan Joseph A. (Simi Valley CA), Fabrication of dense parallel solder bump connections.
Anthony J. LoBianco ; Frank J. Juskey ; Stephen G. Shermer ; Vincent DiCaprio ; Thomas P. Glenn, Making semiconductor packages with stacked dies and reinforced wire bonds.
Kitayama Yoshifumi,JPX ; Mori Kazuhiro,JPX ; Saeki Keiji,JPX ; Akiguchi Takashi,JPX, Method of packaging electronic chip component and method of bonding of electrode thereof.
Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
Malhi Satwinder (Garland TX) Bean Kenneth E. (Celina TX) Driscoll Charles C. (Richardson TX) Chatterjee Pallab K. (Dallas TX), Orthogonal chip mount system module and method.
Heitzmann Michel (Crolles FRX) Lajzerowicz Jean (Meylan FRX) LaPorte Philippe (Sassenage FRX), Process for etching and depositing integrated circuit interconnections and contacts.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Beckenbaugh William M. (Barrington IL) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming a solder bump on a circuit trace intersection.
Moore Kevin D. (Schaumburg) Stafford John W. (St. Charles) Beckenbaugh William M. (Barrington) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming solder-bumped terminals.
Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.