Scalable RRAM device architecture for a non-volatile memory device and method
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/332
H01L-027/24
H01L-045/00
출원번호
US-0705082
(2012-12-04)
등록번호
US-9412790
(2016-08-09)
발명자
/ 주소
Clark, Mark Harold
Vasquez, Natividad
Maxwell, Steven
출원인 / 주소
Crossbar, Inc.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
4인용 특허 :
114
초록▼
A method for forming a resistive switching device. The method includes providing a substrate having a surface region and forming a first dielectric material overlying the surface region. A first wiring structure is formed overlying the first dielectric material. The method forms one or more first st
A method for forming a resistive switching device. The method includes providing a substrate having a surface region and forming a first dielectric material overlying the surface region. A first wiring structure is formed overlying the first dielectric material. The method forms one or more first structure comprising a junction material overlying the first wiring structure. A second structure comprising a stack of material is formed overlying the first structure. The second structure includes a resistive switching material, an active conductive material overlying the resistive switching material, and a second wiring material overlying the active conductive material. The second structure is configured such that the resistive switching material is free from a coincident vertical sidewall region with the junction material.
대표청구항▼
1. A method for forming a resistive switching device for a non-volatile memory device, comprising: providing a substrate having a surface region;forming a first dielectric layer overlying the surface region of the substrate;forming a first wiring structure comprising a first wiring material overlyin
1. A method for forming a resistive switching device for a non-volatile memory device, comprising: providing a substrate having a surface region;forming a first dielectric layer overlying the surface region of the substrate;forming a first wiring structure comprising a first wiring material overlying the first dielectric layer;depositing a first junction material layer comprising a p+ polycrystalline silicon germanium containing material overlying at least the first wiring structure;depositing a hardmask material layer overlying the first junction material layer;subjecting the hardmask material layer and the first junction material layer to a first patterning and etching process to form one or more first structures overlying a surface region of the first wiring structure;forming a second dielectric layer to fill a gap region between the one or more first structures;forming a resistive switching material layer overlying the one or more first structures that comprises SiOx;depositing an active conductive material layer overlying the resistive switching material layer, wherein the resistive switching material layer is at least in part permeable to particles of the active conductive material layer that, in response to an electric field, facilitate formation of a conductive path through the resistive switching material layer;forming a second structure, overlying a first structure of the one or more first structures, from the resistive switching material layer and the active conductive material layer with one or more second patterning processes,wherein a first width of any two opposite first vertical sidewalls of the resistive switching material layer in the second structure is greater than a second width of any two opposite second vertical sidewalls of the first structure. 2. The method of claim 1, wherein the first width of the resistive switching material layer in the second structure is substantially equal to a third width of two opposite third vertical sidewalls of the active conductive material layer in the second structure. 3. The method of claim 1, wherein the first width of the resistive switching material layer in the second structure is less than a third width of two opposite third vertical sidewalls of the active conductive material layer in the second structure. 4. The method of claim 3, wherein the resistive switching material layer in the second structure has a first vertical sidewall that is not coplanar with any third vertical sidewalls of the active conductive material layer in the second structure. 5. The method of claim 1, wherein the resistive switching material layer in the second structure has a first vertical sidewall that is not coplanar with any second vertical sidewalls of the first structure. 6. The method of claim 1, further comprising forming a second wiring structure comprising a second wiring material overlying the active conductive material layer; wherein a third width of two opposite third vertical sidewalls of the active conductive material layer in the second structure is less than a fourth width of two opposite fourth vertical sidewalls of the second wiring structure. 7. The method of claim 1, further comprising depositing a barrier material layer overlying the active conductive material. 8. The method of claim 7, wherein the barrier material layer is adjacent to the active conductive material layer. 9. The method of claim 8, wherein the barrier material layer is selected from a group consisting of: titanium containing material, titanium nitride, titanium tungsten, titanium, tantalum, tantalum nitride, and tungsten nitride. 10. The method of claim 8, wherein the barrier material layer comprises a metal material comprising copper. 11. The method of claim 1, wherein the active conductive material layer is selected from a group consisting of: silver, gold, and aluminum. 12. A method for forming a semiconductor device, comprising: providing a substrate;forming a first dielectric layer overlying the substrate;forming a first wiring structure comprising a first wiring metal overlying the first dielectric layer;forming a second dielectric layer overlying filling gaps in the surface region of the first wiring structure while leaving a first surface region of the first wiring structure exposed;forming a structure comprising a junction material layer overlying the first surface region of the first wiring structure;forming a resistive switching material layer overlying at least a portion of the second dielectric layer and the structure, wherein the resistive switching material comprises a silicon sub-oxide; anddepositing an active conductive material layer overlying the resistive switching material layer, wherein the active conductive material layer is configured to provide particles that form a conductive path through at least a portion of the resistive switching material layer in response to an electric field;patterning the active conductive material layer and the resistive switching material layer to form a pillar-like memory stack overlying the structure, wherein a first width of any two opposite first vertical sidewalls of the pillar-like memory stack is greater than a second width of any two opposite second vertical sidewalls of the structure; andforming a second wiring structure comprising a second wiring metal overlying the pillar-like memory stack. 13. The method of claim 12, wherein the active conductive material layer is selected from a group consisting of: silver, gold and aluminum. 14. The method of claim 12, wherein the second wiring metal is selected from a group consisting of: copper, tungsten, and aluminum. 15. The method of claim 14, further comprising depositing a barrier material layer overlying the active conductive material layer, wherein the barrier material layer is selected from a group consisting of: titanium containing material, titanium nitride, titanium tungsten, titanium, tantalum, tantalum nitride, and tungsten nitride. 16. The method of claim 12, wherein the junction material layer comprises a doped polycrystalline silicon germanium material. 17. The method of claim 12, wherein a third width of two opposite third vertical sidewalls of the resistive switching material layer in the pillar-like memory stack is substantially equal to a fourth width of two opposite fourth vertical sidewalls of the active conductive material layer in the second structure. 18. The method of claim 12, wherein a third width of two opposite third vertical sidewalls of the resistive switching material layer in the pillar-like memory stack is less than a fourth width of two opposite fourth vertical sidewalls of the active conductive material layer in the second structure. 19. The method of claim 12, wherein the pillar-like memory stack comprises a resistive switching device; andwherein the substrate includes one or more MOS devices; andwherein the one or more MOS devices are selected from a group consisting: processing circuitry, control circuitry for the resistive switching device, and logic circuitry. 20. The method of claim 19, wherein at least one of the one or more MOS devices are coupled to the resistive switching device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (114)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
Tsutsumi, Masanori; Kajiwara, Kengo; Makala, Raghuveer S., Three-dimensional memory device with discrete self-aligned charge storage elements and method of making thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.